{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:35:25Z","timestamp":1772724925360,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,5]],"date-time":"2020-10-05T00:00:00Z","timestamp":1601856000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,5]],"date-time":"2020-10-05T00:00:00Z","timestamp":1601856000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000781","name":"ERC under the European Unions Horizon 2020 Research and Innovation Programme","doi-asserted-by":"publisher","award":["757259"],"award-info":[{"award-number":["757259"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,5]]},"DOI":"10.1109\/vlsi-soc46417.2020.9344103","type":"proceedings-article","created":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T15:36:43Z","timestamp":1656689803000},"page":"28-33","source":"Crossref","is-referenced-by-count":6,"title":["abstractPIM: Bridging the Gap Between Processing-In-Memory Technology and Instruction Set Architecture"],"prefix":"10.1109","author":[{"given":"Adi","family":"Eliahu","sequence":"first","affiliation":[{"name":"Andrew and Erna Viterbi Faculty of Electrical Engineering, Technion - Israel Institute of Technology,Haifa,Israel,3200003"}]},{"given":"Rotem","family":"Ben-Hur","sequence":"additional","affiliation":[{"name":"Andrew and Erna Viterbi Faculty of Electrical Engineering, Technion - Israel Institute of Technology,Haifa,Israel,3200003"}]},{"given":"Ronny","family":"Ronen","sequence":"additional","affiliation":[{"name":"Andrew and Erna Viterbi Faculty of Electrical Engineering, Technion - Israel Institute of Technology,Haifa,Israel,3200003"}]},{"given":"Shahar","family":"Kvatinsky","sequence":"additional","affiliation":[{"name":"Andrew and Erna Viterbi Faculty of Electrical Engineering, Technion - Israel Institute of Technology,Haifa,Israel,3200003"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref11","first-page":"31","article-title":"Digital logic synthesis for memristors","author":"b\u00fcrger","year":"2013","journal-title":"Reed-Muller'95"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"305205","DOI":"10.1088\/0957-4484\/23\/30\/305205","article-title":"Beyond von neumann - logic operations in passive crossbar arrays alongside memory operations","volume":"23","author":"linn","year":"2012","journal-title":"Nanotechnology"},{"key":"ref13","year":"0","journal-title":"P6 Family of Processors - Hardware Developer's Manual"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106959"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.10.001"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203782"},{"key":"ref17","author":"kurup","year":"2011","journal-title":"Logic Synthesis Using Synopsys"},{"key":"ref18","article-title":"The EPFL combinational benchmark suite","author":"amar\u00fa","year":"2015","journal-title":"IWLS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2017.8053729"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0115-z"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2976475"},{"key":"ref8","first-page":"15","article-title":"Inversion optimization in majority-inverter graphs","author":"testa","year":"2016","journal-title":"Nanoarch"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"873","DOI":"10.1038\/nature08940","article-title":"‘memristive’ switches enable ‘state-ful’ logic operations via material implication","volume":"464","author":"borghetti","year":"2010","journal-title":"Nature"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref1","first-page":"722","article-title":"Memristor for computing: Myth or reality?","author":"hamdioui","year":"2017","journal-title":"DATE"},{"key":"ref9","first-page":"372","article-title":"SAID: A supergate-aided logic synthesis flow for memristive crossbars","author":"tenace","year":"2019","journal-title":"DATE"}],"event":{"name":"2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)","location":"Salt Lake City, UT, USA","start":{"date-parts":[[2020,10,5]]},"end":{"date-parts":[[2020,10,7]]}},"container-title":["2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9344049\/9344068\/09344103.pdf?arnumber=9344103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,6]],"date-time":"2022-12-06T18:03:31Z","timestamp":1670349811000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9344103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc46417.2020.9344103","relation":{},"subject":[],"published":{"date-parts":[[2020,10,5]]}}}