{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:24:08Z","timestamp":1775067848559,"version":"3.50.1"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,5]],"date-time":"2020-10-05T00:00:00Z","timestamp":1601856000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,5]],"date-time":"2020-10-05T00:00:00Z","timestamp":1601856000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory (AFRL)","doi-asserted-by":"publisher","award":["FA8650-18-2-7844"],"award-info":[{"award-number":["FA8650-18-2-7844"]}],"id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency (DARPA)","doi-asserted-by":"publisher","award":["FA8650-18-2-7844"],"award-info":[{"award-number":["FA8650-18-2-7844"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,5]]},"DOI":"10.1109\/vlsi-soc46417.2020.9344104","type":"proceedings-article","created":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T19:36:43Z","timestamp":1656704203000},"page":"141-146","source":"Crossref","is-referenced-by-count":23,"title":["An Open-source Framework for Autonomous SoC Design with Analog Block Generation"],"prefix":"10.1109","author":[{"given":"Tutu","family":"Ajayi","sequence":"first","affiliation":[{"name":"University of Michigan,Ann Arbor,MI"}]},{"given":"Sumanth","family":"Kamineni","sequence":"additional","affiliation":[{"name":"University of Virginia,Charlottesville,VA"}]},{"given":"Yaswanth K","family":"Cherivirala","sequence":"additional","affiliation":[{"name":"University of Michigan,Ann Arbor,MI"}]},{"given":"Morteza","family":"Fayazi","sequence":"additional","affiliation":[{"name":"University of Michigan,Ann Arbor,MI"}]},{"given":"Kyumin","family":"Kwon","sequence":"additional","affiliation":[{"name":"University of Michigan,Ann Arbor,MI"}]},{"given":"Mehdi","family":"Saligane","sequence":"additional","affiliation":[{"name":"University of Michigan,Ann Arbor,MI"}]},{"given":"Shourya","family":"Gupta","sequence":"additional","affiliation":[{"name":"University of Virginia,Charlottesville,VA"}]},{"given":"Chien-Hen","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Virginia,Charlottesville,VA"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"University of Michigan,Ann Arbor,MI"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"University of Michigan,Ann Arbor,MI"}]},{"given":"Ronald","family":"Dreslinski","sequence":"additional","affiliation":[{"name":"University of Michigan,Ann Arbor,MI"}]},{"given":"Benton","family":"Calhoun","sequence":"additional","affiliation":[{"name":"University of Virginia,Charlottesville,VA"}]},{"given":"David D.","family":"Wentzloff","sequence":"additional","affiliation":[{"name":"University of Michigan,Ann Arbor,MI"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"A 0.7 pf-to-10nf fully digital capacitance-to-digital converter using iterative delay-chain discharge","author":"jung","year":"2015","journal-title":"2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers"},{"key":"ref11","first-page":"1","article-title":"An oscillator collapse-based comparator with application in a 74.1 db sndr, 20ks\/s 15b sar adc","author":"shim","year":"0","journal-title":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)"},{"key":"ref12","first-page":"380","article-title":"A fully synthesizable distributed and scalable all-digital ldo in 10nm cmos","author":"bang","year":"0","journal-title":"2020 IEEE International Solid-State Circuits Conference-(ISSCC)"},{"key":"ref13","first-page":"276","article-title":"A self-calibrated 1.2-to-3.8 ghz 0.0052mm2 synthesized fractional-n mdll using a 2b time-period comparator in 22nm finfet cmos","author":"kundu","year":"0","journal-title":"2020 IEEE International Solid-State Circuits Conference-(ISSCC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778031"},{"key":"ref15","author":"wolf","year":"0","journal-title":"Yosys Open SYnthesis Suite"},{"key":"ref16","year":"0","journal-title":"Ngspice the open source spice circuit simulator"},{"key":"ref17","author":"laboratories","year":"0","journal-title":"Xyce parallel electronic simulator (xyce)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2827880"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942060"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323471"},{"key":"ref6","first-page":"1","article-title":"An all-digital 12pj\/pulse 3.1–6.0 ghz ir-uwb transmitter in 65nm cmos","volume":"1","author":"park","year":"0","journal-title":"2010 IEEE International Conference on Ultra-Wideband"},{"key":"ref5","article-title":"Fully-autonomous soc synthesis using customizable cell-based synthesizable analog circuits","author":"dreslinski","year":"2019","journal-title":"University of Michigan Ann Arbor United States"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946124"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055347"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357110"},{"key":"ref1","year":"0","journal-title":"IP-XACT - Accellera"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487774"},{"key":"ref20","first-page":"1","article-title":"0.5-v input digital Ido with 98.7% current efficiency and 2.7-?a quiescent current in 65nm cmos","author":"okuma","year":"0","journal-title":"IEEE Custom Integrated Circuits Conference 2010"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338490"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2050225"},{"key":"ref24","first-page":"310","article-title":"Bristle blocks: A silicon compiler","author":"johannsen","year":"0","journal-title":"16th Design Automation Conference"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837310"}],"event":{"name":"2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)","location":"Salt Lake City, UT, USA","start":{"date-parts":[[2020,10,5]]},"end":{"date-parts":[[2020,10,7]]}},"container-title":["2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9344049\/9344068\/09344104.pdf?arnumber=9344104","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,6]],"date-time":"2022-12-06T23:03:37Z","timestamp":1670367817000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9344104\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,5]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc46417.2020.9344104","relation":{},"subject":[],"published":{"date-parts":[[2020,10,5]]}}}