{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T08:50:59Z","timestamp":1765961459221,"version":"3.37.3"},"reference-count":34,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002701","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,4]]},"DOI":"10.1109\/vlsi-soc53125.2021.9606968","type":"proceedings-article","created":{"date-parts":[[2021,11,18]],"date-time":"2021-11-18T01:18:20Z","timestamp":1637198300000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["In Hardware We Trust? From TPM to Enclave Computing on RISC-V"],"prefix":"10.1109","author":[{"given":"Emmanuel","family":"Stapf","sequence":"first","affiliation":[]},{"given":"Patrick","family":"Jauernig","sequence":"additional","affiliation":[]},{"given":"Ferdinand","family":"Brasser","sequence":"additional","affiliation":[]},{"given":"Ahmad-Reza","family":"Sadeghi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853201"},{"key":"ref32","article-title":"ScatterCache: Thwarting Cache Attacks via Cache Set Randomization","author":"werner","year":"2019","journal-title":"Usenix Security"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2019.23068"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243822"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.45"},{"key":"ref10","article-title":"Sanctum: Minimal Hardware Extensions for Strong Software Isolation","author":"costan","year":"2016","journal-title":"USENIX Security Symposium"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744847"},{"key":"ref12","article-title":"HybCache: Hybrid Side-Channel-Resilient Caches for Trusted Execution Environments","author":"dessouky","year":"2020","journal-title":"Usenix Security"},{"journal-title":"The RISC-V Instruction Set Manual Volume II Privileged Architecture Document Version 20190608-Priv-MSU-Ratified","article-title":"RISC-V Foundation","year":"2019","key":"ref13"},{"key":"ref14","first-page":"83","article-title":"Imix: In-process memory isolation extension","author":"frassetto","year":"2018","journal-title":"USENIX Security 2018"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1506409.1506429"},{"journal-title":"Intel Software Guard Extensions Programming Reference","year":"2014","key":"ref16"},{"journal-title":"AMD Memory Encryption","year":"2016","author":"kaplan","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592824"},{"journal-title":"SiFive TileLink specification","year":"2018","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744922"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44598-6_8"},{"key":"ref6","article-title":"Software grand exposure: Sgx cache attacks are practical","author":"brasser","year":"2017","journal-title":"11th USENIX Workshop on Offensive Technologies (WOOT 17)"},{"journal-title":"TPM 1 2 Protection Profile","article-title":"Trusted Computing Group","year":"2016","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2019.23448"},{"journal-title":"Hack DAC 2020","article-title":"Design Automation Conference","year":"2020","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00061"},{"key":"ref2","article-title":"CURE: A Security Architecture with CUstomizable and Resilient Enclaves","author":"bahmani","year":"2021","journal-title":"30th USENIX Security Symposium (USENIX Security 21)"},{"journal-title":"Hack SEC 2020","article-title":"USENIX Security Conference","year":"2020","key":"ref9"},{"journal-title":"Security technology Building a secure system using TrustZone technology","article-title":"ARM Limited","year":"2008","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387532"},{"key":"ref22","article-title":"Thunderclap: Exploring vulnerabilities in operating system iommu protection via dma from untrustworthy peripherals","author":"theodore markettos","year":"2019","journal-title":"NDSS"},{"key":"ref21","volume":"31","author":"mangard","year":"2008","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards"},{"key":"ref24","article-title":"Sancus: Low-cost trustworthy extensible networked devices with a zero-software trusted computing base","author":"noorman","year":"2013","journal-title":"the 22nd USENIX Security Symposium"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3193111.3193112"},{"journal-title":"Cache missing for fun and profit","year":"2005","author":"percival","key":"ref26"},{"key":"ref25","article-title":"Cache attacks and countermeasures: the case of AES","author":"osvik","year":"2006","journal-title":"RSA Conference"}],"event":{"name":"2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2021,10,4]]},"location":"Singapore, Singapore","end":{"date-parts":[[2021,10,7]]}},"container-title":["2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9606964\/9606965\/09606968.pdf?arnumber=9606968","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:51:45Z","timestamp":1652201505000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9606968\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,4]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc53125.2021.9606968","relation":{},"subject":[],"published":{"date-parts":[[2021,10,4]]}}}