{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:12:49Z","timestamp":1740100369705,"version":"3.37.3"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,4]]},"DOI":"10.1109\/vlsi-soc53125.2021.9606976","type":"proceedings-article","created":{"date-parts":[[2021,11,18]],"date-time":"2021-11-18T01:18:20Z","timestamp":1637198300000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Algebraic Techniques for Rectification of Finite Field Circuits"],"prefix":"10.1109","author":[{"given":"Vikas","family":"Rao","sequence":"first","affiliation":[]},{"given":"Haden","family":"Ondricek","sequence":"additional","affiliation":[]},{"given":"Priyank","family":"Kalla","sequence":"additional","affiliation":[]},{"given":"Florian","family":"Enescu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/VLSI-SoC.2018.8644853"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.23919\/FMCAD.2018.8603018"},{"key":"ref12","article-title":"An Introduction to Gröbner Bases","author":"adams","year":"1994","journal-title":"American Mathematical Society"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TCAD.2013.2259540"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1016\/j.jsc.2008.02.017"},{"year":"1992","author":"sentovich","journal-title":"SIS A system for sequential circuit synthesis","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1007\/978-3-642-14295-6_5"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/2024724.2024758"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/JPROC.2015.2476472"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISQED51717.2021.9424286"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/3316781.3317790"},{"key":"ref6","first-page":"1567","article-title":"Multi-patch Generation for Multi-error Logic Rectification by Interpolation with Cofactor Reduction","author":"tang","year":"2012","journal-title":"DATE"},{"key":"ref5","article-title":"Equivalence Checking of Partial Designs Using Dependency Quantified Boolean Formulae","author":"gitina","year":"2013","journal-title":"ICCD"},{"key":"ref8","article-title":"Automated Debugging of Arithmetic Circuits Using Incremental Gröbner Basis Reduction","author":"farahmandi","year":"2017","journal-title":"ICCD"},{"key":"ref7","first-page":"1","article-title":"Cost-aware Patch Generation for Multitarget Function Rectification of Engineering Change Orders","author":"zhang","year":"2018","journal-title":"Design Automation Conference (DAC)"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ISCAS.2019.8702149"},{"key":"ref1","first-page":"51:1","article-title":"Efficient Computation of ECO Patch Functions","author":"dao","year":"2018","journal-title":"DAC"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISVLSI.2018.00071"}],"event":{"name":"2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2021,10,4]]},"location":"Singapore, Singapore","end":{"date-parts":[[2021,10,7]]}},"container-title":["2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9606964\/9606965\/09606976.pdf?arnumber=9606976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:51:45Z","timestamp":1652201505000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9606976\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,4]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc53125.2021.9606976","relation":{},"subject":[],"published":{"date-parts":[[2021,10,4]]}}}