{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T05:15:22Z","timestamp":1767849322423,"version":"3.49.0"},"reference-count":49,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,4]]},"DOI":"10.1109\/vlsi-soc53125.2021.9606979","type":"proceedings-article","created":{"date-parts":[[2021,11,18]],"date-time":"2021-11-18T01:18:20Z","timestamp":1637198300000},"page":"1-6","source":"Crossref","is-referenced-by-count":27,"title":["Logic Locking at the Frontiers of Machine Learning: A Survey on Developments and Opportunities"],"prefix":"10.1109","author":[{"given":"Dominik","family":"Sisejkovic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lennart M.","family":"Reimann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elmira","family":"Moussavi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farhad","family":"Merchant","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","author":"tehranipoor","year":"2018","journal-title":"Deep RNN-oriented paradigm shift through BOCANet Broken obfuscated circuit attack"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3100275"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0036-3"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3074004"},{"key":"ref30","article-title":"High performance microchip supply","year":"2005","journal-title":"Defense Technology Information Center (DTIC) Report"},{"key":"ref37","author":"alaql","year":"2020","journal-title":"Scalable attack-resistant obfuscation of logic circuits"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3057576"},{"key":"ref35","first-page":"351","article-title":"What to lock? functional and parametric locking","author":"yasin","year":"2017","journal-title":"GLSVLSI 2017"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351235"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116544"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8741028"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3342099"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474039"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2018.8607163"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3431389"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415669"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942134"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3318031"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116259"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i1.175-202"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2965016"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-018-5726-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.261"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2163307"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319495"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415648"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2944586"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180706"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0001-6"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3075939"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300277"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref41","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks Version 3 0"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657085"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"}],"event":{"name":"2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Singapore, Singapore","start":{"date-parts":[[2021,10,4]]},"end":{"date-parts":[[2021,10,7]]}},"container-title":["2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9606964\/9606965\/09606979.pdf?arnumber=9606979","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:51:45Z","timestamp":1652201505000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9606979\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,4]]},"references-count":49,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc53125.2021.9606979","relation":{},"subject":[],"published":{"date-parts":[[2021,10,4]]}}}