{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:12:49Z","timestamp":1740100369963,"version":"3.37.3"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002701","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,4]]},"DOI":"10.1109\/vlsi-soc53125.2021.9606984","type":"proceedings-article","created":{"date-parts":[[2021,11,18]],"date-time":"2021-11-18T01:18:20Z","timestamp":1637198300000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Aspect-Oriented Design Automation with Model Transformation"],"prefix":"10.1109","author":[{"given":"Zhao","family":"Han","sequence":"first","affiliation":[]},{"given":"Deyan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Gabriel","family":"Rutsch","sequence":"additional","affiliation":[]},{"given":"Bowen","family":"Li","sequence":"additional","affiliation":[]},{"given":"Sebastian Siegfried","family":"Prebeck","sequence":"additional","affiliation":[]},{"given":"Daniela Sanchez","family":"Lopera","sequence":"additional","affiliation":[]},{"given":"Keerthikumara","family":"Devarajegowda","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Ecker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2000.835067"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/0898-1221(92)90124-Z"},{"key":"ref12","article-title":"SystemC-to-Verilog Compiler: A Productivity-Focused Tool for Hardware Design in Cycle-Accurate SystemC","author":"moiseev","year":"2020","journal-title":"Proceedings of DVCON Europe"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-5646-8_9"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2000.916460"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715154"},{"journal-title":"MDA Explained The Model Driven Architecture Practice and Promise","year":"2003","author":"kleppe","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2019.8906949"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1006\/jcss.2001.1790"},{"key":"ref19","first-page":"1","article-title":"How to Keep 4-Eyes Principle in a Design and Property Generation Flow","author":"devarajegowda","year":"2019","journal-title":"MBMV 2019 22nd Workshop - Methods and Description Languages for Modelling and Verification of Circuits and Systems MBMV"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056860"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"ref6","article-title":"RISC-V External Debug Support Version 0.13.2","author":"tim","year":"2019","journal-title":"tech rep SiFive Inc"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2997638"},{"key":"ref8","article-title":"PULPino: A Small Single-Core RISC-V SoC","author":"traber","year":"2016","journal-title":"3rd RISC-V Workshop"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/BEC49624.2020.9276994"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228472"},{"journal-title":"The rocket chip generator","year":"2016","author":"asanovic","key":"ref9"},{"journal-title":"OpenOCD Open On-Chip Debugging","year":"2005","author":"rath","key":"ref20"},{"journal-title":"The RISC-V instruction set manual volume i Unprivileged ISA","year":"2020","author":"waterman","key":"ref21"}],"event":{"name":"2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2021,10,4]]},"location":"Singapore, Singapore","end":{"date-parts":[[2021,10,7]]}},"container-title":["2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9606964\/9606965\/09606984.pdf?arnumber=9606984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:51:46Z","timestamp":1652201506000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9606984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc53125.2021.9606984","relation":{},"subject":[],"published":{"date-parts":[[2021,10,4]]}}}