{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T19:24:49Z","timestamp":1769541889456,"version":"3.49.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,4]]},"DOI":"10.1109\/vlsi-soc53125.2021.9606985","type":"proceedings-article","created":{"date-parts":[[2021,11,17]],"date-time":"2021-11-17T20:18:20Z","timestamp":1637180300000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["On the Evaluation of SEEs on Open-Source Embedded Static RAMs"],"prefix":"10.1109","author":[{"given":"S.","family":"Azimi","sequence":"first","affiliation":[{"name":"Politecnico di Torino,Dipartimento di Automatica e Informatica,Torino,Italy"}]},{"given":"C. De","family":"Sio","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Dipartimento di Automatica e Informatica,Torino,Italy"}]},{"given":"L.","family":"Sterpone","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Dipartimento di Automatica e Informatica,Torino,Italy"}]}],"member":"263","reference":[{"key":"ref10","first-page":"72","article-title":"A 40-nm 0.5-V 20.1-?W\/MHz 8T SRAM with low-energy disturb mitigation scheme","author":"yoshimoto","year":"2011","journal-title":"2011 Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(00)00218-3"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332267"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617439"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2220858"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICREED49760.2019.9205175"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380799"},{"key":"ref17","first-page":"1","article-title":"A Radiation Hardened 16-Mb SRAM for Space Applications","author":"hoang","year":"2006","journal-title":"IEEE Aerospace Conference"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2360319"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.07.106"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617439"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/23.903774"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415736"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980098"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.14"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325281"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2080689"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"650","DOI":"10.1109\/JSSC.2008.2011972","article-title":"A 32 Kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90nm CMOS","volume":"44","author":"chang","year":"2009","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.3006997"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NSREC.2016.7891720"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346878"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3086897"}],"event":{"name":"2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Singapore, Singapore","start":{"date-parts":[[2021,10,4]]},"end":{"date-parts":[[2021,10,7]]}},"container-title":["2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9606964\/9606965\/09606985.pdf?arnumber=9606985","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T05:36:14Z","timestamp":1769492174000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9606985\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,4]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc53125.2021.9606985","relation":{},"subject":[],"published":{"date-parts":[[2021,10,4]]}}}