{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,12]],"date-time":"2025-07-12T01:26:58Z","timestamp":1752283618534,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,4]]},"DOI":"10.1109\/vlsi-soc53125.2021.9606989","type":"proceedings-article","created":{"date-parts":[[2021,11,18]],"date-time":"2021-11-18T01:18:20Z","timestamp":1637198300000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["A Novel High-Gain Amplifier Circuit Using Super-Steep-Subthreshold-Slope Field-Effect Transistors"],"prefix":"10.1109","author":[{"given":"Matthieu","family":"Couriol","sequence":"first","affiliation":[]},{"given":"Patsy","family":"Cadareanu","sequence":"additional","affiliation":[]},{"given":"Edouard","family":"Giacomin","sequence":"additional","affiliation":[]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063086"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JBHI.2017.2733549"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547778"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2912307"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897157"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2859837"},{"journal-title":"Analog Integrated Circuit Design","year":"2012","author":"carusone","key":"ref16"},{"key":"ref17","volume":"859","author":"sansen","year":"2007","journal-title":"Analog Design Essentials"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2034233"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref4","first-page":"463","article-title":"A new Nano-electromechanical Field Effect Transistor (NEMFET) design for low-power electronics","author":"kam","year":"2005","journal-title":"IEEE IEDM"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.02.002"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333675"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703377"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047045"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2017.8053723"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/0470068329"},{"key":"ref1","first-page":"3.7.1","article-title":"A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEEE IEDM"},{"key":"ref9","article-title":"Low-Power Analog Integrated Circuits for Wireless ECG Acquisition Systems","volume":"16","author":"tsai","year":"2012","journal-title":"IEEE Transactions on Information Technology in Biomedicine"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.6b07531"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.45013"},{"journal-title":"The Art of Analog Layout","year":"2001","author":"hastings","key":"ref21"}],"event":{"name":"2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2021,10,4]]},"location":"Singapore, Singapore","end":{"date-parts":[[2021,10,7]]}},"container-title":["2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9606964\/9606965\/09606989.pdf?arnumber=9606989","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:51:45Z","timestamp":1652201505000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9606989\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,4]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc53125.2021.9606989","relation":{},"subject":[],"published":{"date-parts":[[2021,10,4]]}}}