{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T18:20:39Z","timestamp":1785954039669,"version":"3.56.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002701","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,4]]},"DOI":"10.1109\/vlsi-soc53125.2021.9606993","type":"proceedings-article","created":{"date-parts":[[2021,11,18]],"date-time":"2021-11-18T01:18:20Z","timestamp":1637198300000},"page":"1-6","source":"Crossref","is-referenced-by-count":13,"title":["Validating a DFT Strategy\u2019s Detection Capability regarding Emerging Faults in RRAMs"],"prefix":"10.1109","author":[{"given":"T. S.","family":"Copetti","sequence":"first","affiliation":[{"name":"IDS RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Aachen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Gemmeke","sequence":"additional","affiliation":[{"name":"IDS RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Aachen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"L. M.","family":"Bolzani Poehls","sequence":"additional","affiliation":[{"name":"IDS RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Aachen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"issue":"8","key":"ref1","first-page":"114","article-title":"Cramming more components onto integrated circuits With unit cost","volume":"38","author":"Moore","year":"1965","journal-title":"Electronics"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927083"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190812"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176603"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.206"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000134"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624895"},{"key":"ref8","volume-title":"Jart vcm v1b","year":"2021"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tct.1971.1083337"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342278"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2691263"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-017-1101-9"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796675"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2849872"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.66"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.12"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116247"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.219"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2253329"},{"key":"ref21","volume-title":"Digital integrated circuits: a design perspective","volume":"7","author":"Rabaey","year":"2003"}],"event":{"name":"2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Singapore, Singapore","start":{"date-parts":[[2021,10,4]]},"end":{"date-parts":[[2021,10,7]]}},"container-title":["2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9606964\/9606965\/09606993.pdf?arnumber=9606993","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,31]],"date-time":"2024-08-31T05:22:58Z","timestamp":1725081778000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9606993\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc53125.2021.9606993","relation":{},"subject":[],"published":{"date-parts":[[2021,10,4]]}}}