{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:59:32Z","timestamp":1764784772954},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,4]]},"DOI":"10.1109\/vlsi-soc53125.2021.9606998","type":"proceedings-article","created":{"date-parts":[[2021,11,18]],"date-time":"2021-11-18T01:18:20Z","timestamp":1637198300000},"page":"1-2","source":"Crossref","is-referenced-by-count":5,"title":["Trustworthy Hardware Design with Logic Locking"],"prefix":"10.1109","author":[{"given":"Dominik","family":"Sisejkovic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3100275"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1145\/3378678.3391886","article-title":"A secure hardware-software solution based on RISC-V, logic locking and microkernel","author":"\u0161i\u0161ejkovi?","year":"2020","journal-title":"SCOPES ser SCOPES ’20"},{"journal-title":"Made in Germany RISC-V (MiG-V)","year":"2021","key":"ref12"},{"journal-title":"Press release HENSOLDT Cyber presents MiG-V the first RISC-V processor “Made in Germany” for security applications","year":"2020","key":"ref13"},{"journal-title":"Trusted entity operating system","year":"2021","key":"ref14"},{"journal-title":"The seL4 microkernel An introduction","year":"2021","author":"heiser","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474132"},{"key":"ref4","first-page":"179","article-title":"A unifying logic encryption security metric","author":"\u0161i\u0161ejkovi?","year":"2018","journal-title":"SAMOS’19"},{"key":"ref3","first-page":"424","article-title":"Protecting the integrity of processor cores with logic encryption","author":"\u0161i\u0161ejkovi?","year":"2019","journal-title":"2019 32nd IEEE SOCC"},{"key":"ref6","first-page":"138","article-title":"Scaling logic locking schemes to multi-module hardware designs","author":"\u0161i\u0161ejkovi?","year":"2020","journal-title":"RCS 2020"},{"key":"ref5","first-page":"1","article-title":"A critical evaluation of the paradigm shift in the design of logic encryption algorithms","author":"\u0161i\u0161ejkovi?","year":"2019","journal-title":"2019 International Symposium on VLSI Design Automation and Test (VLSI-DAT)"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1145\/3299874.3317983","article-title":"Control-Lock: Securing processor cores against software-controlled hardware trojans","author":"\u0161i\u0161ejkovi?","year":"2019","journal-title":"ser GLSVLSI ’20"},{"key":"ref7","first-page":"1","article-title":"Inter-Lock: Logic encryption for processor cores beyond module boundaries","author":"\u0161i\u0161ejkovi?","year":"2019","journal-title":"2019 IEEE ETS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-15334-2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3431389"}],"event":{"name":"2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2021,10,4]]},"location":"Singapore, Singapore","end":{"date-parts":[[2021,10,7]]}},"container-title":["2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9606964\/9606965\/09606998.pdf?arnumber=9606998","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:51:45Z","timestamp":1652201505000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9606998\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc53125.2021.9606998","relation":{},"subject":[],"published":{"date-parts":[[2021,10,4]]}}}