{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:29:45Z","timestamp":1763724585658,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,4]]},"DOI":"10.1109\/vlsi-soc53125.2021.9607003","type":"proceedings-article","created":{"date-parts":[[2021,11,17]],"date-time":"2021-11-17T20:18:20Z","timestamp":1637180300000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["High-Level Synthesis design approach for Number-Theoretic Transform Implementations"],"prefix":"10.1109","author":[{"given":"Alexander","family":"El-Kady","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Apostolos P.","family":"Fournaris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thanasis","family":"Tsakoulis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Evangelos","family":"Haleplidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vassilis","family":"Paliouras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2943127"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00052"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33481-8_8"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581570"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8741027"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","article-title":"An algorithm for the machine calculation of complex fourier series","volume":"19","author":"cooley","year":"1965","journal-title":"Mathematics of Computation"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CISCE52179.2021.9445982"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_21"},{"key":"ref18","first-page":"47","article-title":"NIST post-quantum cryptography-a hardware evaluation study","volume":"2019","author":"basu","year":"2019","journal-title":"IACR Cryptol ePrint Arch"},{"key":"ref19","article-title":"Design of a flexible schoenhage-strassen FFT polynomial multiplier with high-level synthesis","author":"millar","year":"2019","journal-title":"Rochester Institute of Technology"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i1.238-268"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3017930"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1976.1162854"},{"key":"ref5","article-title":"Falcon: Fast-Fourier lattice-based compact signatures over NTRU","volume":"36","author":"fouque","year":"2018","journal-title":"Submission to the NIST's post-quantum cryptography standardization process"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD53832.2021.00058"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC50251.2020.00033"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2019.2960457"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-25510-7_2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2014.7002209"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2018.8357273"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-44534-8_19"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00070"}],"event":{"name":"2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2021,10,4]]},"location":"Singapore, Singapore","end":{"date-parts":[[2021,10,7]]}},"container-title":["2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9606964\/9606965\/09607003.pdf?arnumber=9607003","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T12:51:46Z","timestamp":1652187106000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9607003\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,4]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc53125.2021.9607003","relation":{},"subject":[],"published":{"date-parts":[[2021,10,4]]}}}