{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:44:07Z","timestamp":1730303047786,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,4]]},"DOI":"10.1109\/vlsi-soc53125.2021.9607006","type":"proceedings-article","created":{"date-parts":[[2021,11,18]],"date-time":"2021-11-18T01:18:20Z","timestamp":1637198300000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Hardware-In-The Loop Emulation for Agile Co-Design of Parallel Ultra-Low Power IoT Processors"],"prefix":"10.1109","author":[{"given":"Luca","family":"Valente","sequence":"first","affiliation":[]},{"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00021"},{"key":"ref11","first-page":"1","article-title":"Agile soc development with open esp: Invited paper","author":"mantovani","year":"2020","journal-title":"2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID51830.2021.00051"},{"key":"ref13","first-page":"1","article-title":"A catalog and in-hardware evaluation of opensource drop-in compatible risc-v softcore processors","author":"heinz","year":"2019","journal-title":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2912307"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857019"},{"key":"ref16","article-title":"Mobilenets: Efficient convolutional neural networks for mobile vision applications","author":"howard","year":"2017","journal-title":"arXiv 1704 04861"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2018.00103"},{"journal-title":"Siemens Modelsim","year":"2021","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3066883"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"journal-title":"Verilator Veripool","year":"2021","key":"ref5"},{"journal-title":"Cadence Palladium","year":"2021","key":"ref8"},{"journal-title":"Platform Architect Ultra","year":"2021","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2020.2976702"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3177542"},{"journal-title":"B A Research FireSim","year":"2021","key":"ref9"}],"event":{"name":"2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2021,10,4]]},"location":"Singapore, Singapore","end":{"date-parts":[[2021,10,7]]}},"container-title":["2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9606964\/9606965\/09607006.pdf?arnumber=9607006","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:51:46Z","timestamp":1652201506000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9607006\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,4]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc53125.2021.9607006","relation":{},"subject":[],"published":{"date-parts":[[2021,10,4]]}}}