{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T11:53:27Z","timestamp":1779364407062,"version":"3.53.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,4]]},"DOI":"10.1109\/vlsi-soc53125.2021.9607012","type":"proceedings-article","created":{"date-parts":[[2021,11,18]],"date-time":"2021-11-18T01:18:20Z","timestamp":1637198300000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Security Assessment of Heterogeneous SoC-FPGA: On the Practicality of Cache Timing Attacks"],"prefix":"10.1109","author":[{"given":"Lilian","family":"Bossuet","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"El Mehdi","family":"Benhani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Cache attacks and countermeasures: the case of AES","author":"osvik","year":"2006","journal-title":"Cryptographers’ Track at the RSA Conference"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1007\/978-3-319-40667-1_14","article-title":"Flush+ Flush: a fast and stealthy cache attack","author":"gruss","year":"2016","journal-title":"Proceedings of the 2nd International Conference on Intrusion and Malware Detection and Vulnerability Assessment"},{"key":"ref12","first-page":"549","article-title":"Armageddon: Cache attacks on mobile devices","author":"lipp","year":"2016","journal-title":"Proceedings of the 25th USENIX Security Symposium (USENIX Security 16)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926975"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465932"},{"key":"ref15","author":"benhani","year":"2017","journal-title":"Design a TrustZone-Enable SoC using Xilinx VIVADO CAD Tool"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00016"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297405"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00046"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8618038"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203469"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1111","DOI":"10.23919\/DATE.2018.8342177","article-title":"An inside job: Remote power analysis attacks on FPGAs","author":"schellenberg","year":"2018","journal-title":"Proceedings of Design Automation and Test in Europe Conference and Exhibition (DATE)"},{"key":"ref9","first-page":"719","article-title":"FLUSH+RELOAD: a high resolution, low noise, L3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"proceedings of the 23rd USENIX conference on Security Symposium (SEC’14)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2900235"}],"event":{"name":"2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Singapore, Singapore","start":{"date-parts":[[2021,10,4]]},"end":{"date-parts":[[2021,10,7]]}},"container-title":["2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9606964\/9606965\/09607012.pdf?arnumber=9607012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:51:46Z","timestamp":1652201506000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9607012\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc53125.2021.9607012","relation":{},"subject":[],"published":{"date-parts":[[2021,10,4]]}}}