{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:22:28Z","timestamp":1775607748746,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,4]]},"DOI":"10.1109\/vlsi-soc53125.2021.9607013","type":"proceedings-article","created":{"date-parts":[[2021,11,18]],"date-time":"2021-11-18T01:18:20Z","timestamp":1637198300000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Processor Architecture Optimization for Spatially Dynamic Neural Networks"],"prefix":"10.1109","author":[{"given":"Steven","family":"Colleman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Verelst","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linyan","family":"Mei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tinne","family":"Tuytelaars","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marian","family":"Verhelst","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662476"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1109\/ISSCC42613.2021.9365928","article-title":"9.5 a 6k-mac feature-map-sparsity-aware neural processing unit in 5nm flagship mobile soc","volume":"64","author":"park","year":"2021","journal-title":"2021 IEEE International Solid-State Circuits Conference-(ISSCC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00061"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00068"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358283"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3059962"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00363"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.471"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.00239"},{"key":"ref3","first-page":"2181","article-title":"Runtime neural pruning","author":"lin","year":"2017","journal-title":"Advances in neural information processing systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00015"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.194"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58452-8_31"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01246-5_1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46484-8_29"},{"key":"ref1","article-title":"Conditional Computation in Neural Networks for faster models","author":"bengio","year":"2016","journal-title":"arXiv 1511 06297"}],"event":{"name":"2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Singapore, Singapore","start":{"date-parts":[[2021,10,4]]},"end":{"date-parts":[[2021,10,7]]}},"container-title":["2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9606964\/9606965\/09607013.pdf?arnumber=9607013","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:51:45Z","timestamp":1652201505000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9607013\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,4]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc53125.2021.9607013","relation":{},"subject":[],"published":{"date-parts":[[2021,10,4]]}}}