{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:02:51Z","timestamp":1725674571762},"reference-count":36,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,4]],"date-time":"2021-10-04T00:00:00Z","timestamp":1633305600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,4]]},"DOI":"10.1109\/vlsi-soc53125.2021.9607015","type":"proceedings-article","created":{"date-parts":[[2021,11,18]],"date-time":"2021-11-18T01:18:20Z","timestamp":1637198300000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Metastability with Emerging Reconfigurable Transistors: Exploiting Ambipolarity for Throughput"],"prefix":"10.1109","author":[{"given":"Abhiroop","family":"Bhattacharjee","sequence":"first","affiliation":[]},{"given":"Shubham","family":"Rai","sequence":"additional","affiliation":[]},{"given":"Ansh","family":"Rupani","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Raitza","sequence":"additional","affiliation":[]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","article-title":"A robust- 40 to 120° C all-digital true random number generator in 40nm CMOS","author":"yang","year":"2015","journal-title":"Symposium on VLSI Circuits"},{"key":"ref32","article-title":"New generation of predictive technology model for sub-45nm design exploration","author":"zhao","year":"2006","journal-title":"ISQED"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-03140-z"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2879439"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333675"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2019.8784120"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref11","article-title":"A proposal for: Functionality classes for random number generators","author":"killmann","year":"2011","journal-title":"ser BDI Bonn"},{"article-title":"Corrections of the NIST Statistical Test Suite for Randomness","year":"2004","author":"kim","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-21040-2_12"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217631"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2558490"},{"key":"ref16","article-title":"The RFET - A reconfigurable nanowire transistor and its application to novel electronic circuits and systems","author":"mikolajick","year":"2016","journal-title":"Semiconductor Science and Technology"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.5b00736"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IVSW.2017.8031540"},{"key":"ref19","article-title":"An Asynchronous and Low-Power True Random number2 Generator Using STT-MTJ","author":"perach","year":"2019","journal-title":"IEEE TVLSI"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2429893"},{"key":"ref4","first-page":"1544","article-title":"Using Emerging Technologies for Hardware Security Beyond PUFs","author":"an chen","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref27","article-title":"ASIC implementation of random number2 generators using SR latches and its evaluation","author":"torii","year":"2016","journal-title":"EJIS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903041"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1557\/opl.2014.110"},{"journal-title":"Exclusive OR (XOR) and Hardware Random Number Generators","year":"2002","author":"davies","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920358"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.164"},{"key":"ref2","article-title":"Chapter 12 - Hardware Security Primitives","author":"bhunia","year":"0","journal-title":"Hardware Security"},{"key":"ref9","article-title":"Reconfigurable Silicon Nanowire Transistors","author":"heinzig","year":"2011","journal-title":"Nano Letters"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342080"},{"key":"ref22","article-title":"NIST Special Publication 800-22: A Statistical Test Suite for the Validation of Random number2 Generators and Pseudo Random number2 Generators for Cryptographic Applications","author":"rukhin","year":"2010","journal-title":"NIST Special Publication 800-22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2884646"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NMDC.2016.7777085"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2018.8442159"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865471"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2694969"}],"event":{"name":"2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2021,10,4]]},"location":"Singapore, Singapore","end":{"date-parts":[[2021,10,7]]}},"container-title":["2021 IFIP\/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9606964\/9606965\/09607015.pdf?arnumber=9607015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:51:45Z","timestamp":1652201505000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9607015\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,4]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc53125.2021.9607015","relation":{},"subject":[],"published":{"date-parts":[[2021,10,4]]}}}