{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T12:04:27Z","timestamp":1748520267038},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939572","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"source":"Crossref","is-referenced-by-count":3,"title":["Generation of Formal CPU Profiles for Embedded Systems"],"prefix":"10.1109","author":[{"given":"Stian Gerlach","family":"Sorensen","sequence":"first","affiliation":[{"name":"TU Kaiserslautern,Department of Electrical & Computer Engineering,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Bartsch","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern,Department of Electrical & Computer Engineering,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dominik","family":"Stoffel","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern,Department of Electrical & Computer Engineering,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Kunz","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern,Department of Electrical & Computer Engineering,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"PAGAI","author":"henry","year":"0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00057"},{"key":"ref12","article-title":"OneSpin 360 DV-Verify","year":"0"},{"key":"ref13","article-title":"Design Compiler","year":"0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2120990"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391571"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.2000.843713"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736044"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155640"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.6.135"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.21236\/ADA360973"},{"key":"ref6","article-title":"Aquarius: a pipelined RISC CPU","author":"aitch","year":"2003"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2285276"},{"key":"ref8","article-title":"Tiny-Encryption-Algorithm","year":"0"},{"key":"ref7","article-title":"Software-Artifact Infrastructure Repository","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586090"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080247"},{"key":"ref9","article-title":"Tiny AES in C","author":"kokke","year":"0"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Patras, Greece","start":{"date-parts":[[2022,10,3]]},"end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939572.pdf?arnumber=9939572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:22:04Z","timestamp":1669666924000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939572\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939572","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}