{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:44:12Z","timestamp":1730303052149,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939577","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Frequency Synthesizers for 5G Applications"],"prefix":"10.1109","author":[{"given":"Salvatore","family":"Levantino","sequence":"first","affiliation":[{"name":"Informazione e Bioingegneria (DEIB) Politecnico di Milano,Dipartimento di Elettronica,Milan,Italy"}]}],"member":"263","reference":[{"key":"ref10","first-page":"174","article-title":"A 2.7-to-4.3GHz, 0.16psrms-jitter, -246.8dB-FOM, Digital Fractional-N Sampling PLL in 28nm CMOS","author":"gao","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2682841"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772796"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3123827"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2925181"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993678"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062948"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1412","DOI":"10.1109\/JSSC.2015.2414421","article-title":"A High-Linearity Digital-to-Time Converter Technique: Constant-Slope Charging","volume":"50","author":"andf c palattella","year":"2015","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939663"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492419"},{"key":"ref27","first-page":"117","article-title":"Jitter analysis and a benchmarking Figure-of-Merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365980"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567810"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598309"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772842"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2018.2829702"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref1","article-title":"3GPP NR: the standard for 5G cellular networks","author":"polese","year":"2018","journal-title":"The 5G Italy Book"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2018.8428846"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2104270"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365798"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2941259"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3111134"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162861"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2940332"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2022,10,3]]},"location":"Patras, Greece","end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939577.pdf?arnumber=9939577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:21:58Z","timestamp":1669666918000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939577\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939577","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}