{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T16:20:48Z","timestamp":1781713248806,"version":"3.54.5"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939580","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Guiding FPGA Detailed Placement via Reinforcement Learning"],"prefix":"10.1109","author":[{"given":"P.","family":"Esmaeili","sequence":"first","affiliation":[{"name":"University of Guelph,Faculty of Engineering and Computer Science,Ontario,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Martin","sequence":"additional","affiliation":[{"name":"University of Guelph,Faculty of Engineering and Computer Science,Ontario,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Areibi","sequence":"additional","affiliation":[{"name":"University of Guelph,Faculty of Engineering and Computer Science,Ontario,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G.","family":"Grewal","sequence":"additional","affiliation":[{"name":"University of Guelph,Faculty of Engineering and Computer Science,Ontario,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3233244"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778058"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980083"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00021"},{"key":"ref8","author":"chollet","year":"2015","journal-title":"Keras"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00079"},{"key":"ref2","article-title":"UltraScale Architecture Configurable Logic Block User Guide","author":"xilinx","year":"2017"},{"key":"ref9","article-title":"ISPD 2016 Routability-Driven FPGA Placement Contest","author":"xilinx","year":"2016"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Patras, Greece","start":{"date-parts":[[2022,10,3]]},"end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939580.pdf?arnumber=9939580","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:21:59Z","timestamp":1669666919000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939580\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939580","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}