{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:25:04Z","timestamp":1740101104213,"version":"3.37.3"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939586","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["LA-SVR: A High-Performance Layer Assignment Algorithm with Slew Violations Reduction"],"prefix":"10.1109","author":[{"given":"Lieqiu","family":"Jiang","sequence":"first","affiliation":[{"name":"Fuzhou University,College of Computer and Data Science,Fuzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zepeng","family":"Li","sequence":"additional","affiliation":[{"name":"Fuzhou University,College of Computer and Data Science,Fuzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenpeng","family":"Bao","sequence":"additional","affiliation":[{"name":"Fuzhou University,College of Computer and Data Science,Fuzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Genggeng","family":"Liu","sequence":"additional","affiliation":[{"name":"Fuzhou University,College of Computer and Data Science,Fuzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xing","family":"Huang","sequence":"additional","affiliation":[{"name":"Northwestern Polytechnical University,School of Computer Science,Xi’an,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Hao","family":"Liu","sequence":"additional","affiliation":[{"name":"Cadence Design Systems Inc.,Custom IC and PCB Group,San Jose,California,United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ting-Chi","family":"Wang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Department of Computer Science,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591588"},{"journal-title":"Design for High Performance Low Power and Reliable 3D Integrated Circuits","year":"2012","author":"lim","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-015-1531-4"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429411"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429410"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.06.001"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906477"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825861"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012370522-8.50024-8"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927733"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2695889"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451942"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2102780"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858365"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2652221"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218646"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372557"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116269"},{"key":"ref20","first-page":"1","article-title":"Coala: Concurrently assigning wire segments to layers for 2d global routing","author":"jiang","year":"2020","journal-title":"2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2360453"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228500"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"709","DOI":"10.1109\/TCAD.2012.2235124","article-title":"Nctu-gr 2.0: Multithreaded collision-aware global routing with bounded-length maze routing","volume":"32","author":"liu","year":"2013","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2022,10,3]]},"location":"Patras, Greece","end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939586.pdf?arnumber=9939586","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:22:11Z","timestamp":1669666931000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939586\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939586","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}