{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T07:40:15Z","timestamp":1769845215289,"version":"3.49.0"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939590","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T15:41:50Z","timestamp":1667922110000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["RIBiT: Reduced Intra-flit Bit Transitions for Bufferless NoC"],"prefix":"10.1109","author":[{"given":"Akshay","family":"Sarman","sequence":"first","affiliation":[{"name":"CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India"}]},{"given":"Alwin","family":"Shaju","sequence":"additional","affiliation":[{"name":"CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India"}]},{"given":"Rose George","family":"Kunthara","sequence":"additional","affiliation":[{"name":"CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India"}]},{"given":"Neethu","family":"K","sequence":"additional","affiliation":[{"name":"CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India"}]},{"given":"Rekha K","family":"James","sequence":"additional","affiliation":[{"name":"CUSAT,Division of Electronics Engineering, School of Engineering,Cochin,India"}]},{"given":"John","family":"Jose","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Guwahati,Dept. of Computer Science and Engineering,Guwahati,India"}]}],"member":"263","reference":[{"key":"ref30","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2251020"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT53777.2021.9601003"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855974"},{"key":"ref13","article-title":"A unified transformational approach for reductions in fault vulnerability, power, and crosstalk noise &; delay on processor buses","author":"ayoub","year":"2005"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.804706"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/92.766748"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2002.146715"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.08.004"},{"key":"ref19","first-page":"95","article-title":"Signature codes for energy-efficient data movement in on-chip networks","volume":"7","author":"dehyadegari","year":"2020","journal-title":"Computers and Security Journal"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3090315"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006733"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742954"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-019-01231-w"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2018.11.001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749724"},{"key":"ref2","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref1","first-page":"684","article-title":"Route packets, not wires: on-chip interconnection networks","author":"dally","year":"2001","journal-title":"the 38th Design Automation Conference (IEEE Cat No 01CH37232) DAC-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098590"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457173"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.080"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCES.2009.5383319"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317819"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2538284"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/279310.279321"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s12652-020-01842-1"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Patras, Greece","start":{"date-parts":[[2022,10,3]]},"end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939590.pdf?arnumber=9939590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T15:22:18Z","timestamp":1669648938000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939590","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}