{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T05:10:39Z","timestamp":1755839439625},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939592","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T15:41:50Z","timestamp":1667922110000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["Systematic Embedded Development and Implementation Techniques on Intel Myriad VPUs"],"prefix":"10.1109","author":[{"given":"Vasileios","family":"Leon","sequence":"first","affiliation":[{"name":"National Technical University of Athens,School of Electrical and Computer Engineering,Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiamal","family":"Pekmestzi","sequence":"additional","affiliation":[{"name":"National Technical University of Athens,School of Electrical and Computer Engineering,Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"National Technical University of Athens,School of Electrical and Computer Engineering,Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TGRS.2021.3125567"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS53924.2021.9665462"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3440885"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MOCAST.2018.8376630"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.10"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2022,10,3]]},"location":"Patras, Greece","end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939592.pdf?arnumber=9939592","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T15:21:58Z","timestamp":1669648918000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939592\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939592","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}