{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:07:06Z","timestamp":1767182826996},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939596","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["RISC-V Processor Trace Encoder with Multiple Instructions Retirement Support"],"prefix":"10.1109","author":[{"given":"Halil","family":"Kukner","sequence":"first","affiliation":[{"name":"Defence System Technologies (SST),ASELSAN,Ankara,Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gokhan","family":"Kaplayan","sequence":"additional","affiliation":[{"name":"Defence System Technologies (SST),ASELSAN,Ankara,Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmet","family":"Efe","sequence":"additional","affiliation":[{"name":"Defence System Technologies (SST),ASELSAN,Ankara,Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehmet Ali","family":"Gulden","sequence":"additional","affiliation":[{"name":"Defence System Technologies (SST),ASELSAN,Ankara,Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"SiFive ver 1 8 0","article-title":"TileLink Specification","year":"2019","key":"ref10"},{"journal-title":"SiFive ver 1 0 0-Stable","article-title":"Specification of RISC-V Trace Control Interface","year":"2021","key":"ref11"},{"journal-title":"RISC-V","article-title":"RISC-V Processor Trace Reference Flow","year":"0","key":"ref12"},{"journal-title":"Spike a RISC-V ISA Simulator","year":"2021","key":"ref13"},{"key":"ref4","first-page":"163","article-title":"Implementation and analysis of configurable Real Time Address Trace Compressor for embedded microprocessors","author":"shi","year":"2007","journal-title":"Proc IEEE International Symp Commun Inform Technol"},{"journal-title":"ARM ver 2 0","article-title":"Understanding Trace","year":"2020","key":"ref3"},{"journal-title":"Intel ver 1 05","article-title":"Real Time Instruction Trace","year":"2015","key":"ref6"},{"journal-title":"ARM ver H","article-title":"Embedded Trace Macrocell Architecture Specification","year":"2020","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICSM.2007.4362657"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DCC.2007.10"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1134760.1220164"},{"key":"ref1","article-title":"Efficient Trace for RISC-V","author":"panesar","year":"2022","journal-title":"Siemens ver 1 1 3-Frozen"},{"key":"ref9","first-page":"1","article-title":"A Versatile Data Cache for Trace Buffer Support","author":"lai","year":"2013","journal-title":"Proc IEEE Int'l Symp VLSI Design Automation and Test"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2022,10,3]]},"location":"Patras, Greece","end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939596.pdf?arnumber=9939596","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:21:57Z","timestamp":1669666917000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939596\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939596","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}