{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:45:54Z","timestamp":1753922754079,"version":"3.37.3"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939600","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Embedded TCP\/IP Controller for a RISC-V SoC"],"prefix":"10.1109","author":[{"given":"Chun-Jen","family":"Tsai","sequence":"first","affiliation":[{"name":"National Yang Ming Chiao Tung University,Department of Computer Science,Hsinchu,Taiwan"}]},{"given":"Yi-De","family":"Lee","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Department of Computer Science,Hsinchu,Taiwan"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2016.7840876"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.64"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ic-ETITE47903.2020.9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2012.6211780"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.23"},{"journal-title":"The Aquila SoC project","year":"0","key":"ref15"},{"journal-title":"the Verilog Ethernet project","year":"0","author":"forencich","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2018.8641729"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2007.4392084"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/WECON.2018.8782050"},{"journal-title":"W5500 Datasheet v1 0 9","year":"2013","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.920264"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICEMIS.2017.8273092"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/WOCN.2009.5010548"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2009.17"},{"key":"ref9","article-title":"Scalable 10 Gbps TCP\/IP Stack Architecture for Reconfigurable Hardware","author":"sidler","year":"2015","journal-title":"Proc of IEEE 23rd Annual Int Symp on Field-Programmable Custom Computing Machines"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2022,10,3]]},"location":"Patras, Greece","end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939600.pdf?arnumber=9939600","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:22:03Z","timestamp":1669666923000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939600\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939600","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}