{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:30:03Z","timestamp":1725723003922},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939620","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A self-referenced on-chip jitter BIST with sub-picosecond resolution in 28 nm FD-SOI technology"],"prefix":"10.1109","author":[{"given":"Manasa","family":"Madhvaraj","sequence":"first","affiliation":[{"name":"Univ. Grenoble Alpes,CNRS, TIMA,Grenoble,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Salvador","family":"Mir","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes,CNRS, TIMA,Grenoble,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel J.","family":"Barragan","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes,CNRS, TIMA,Grenoble,France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2899902"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598263"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268980"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2378280"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138760"},{"key":"ref3","first-page":"380","article-title":"An on-chip short-time interval measurement technique for testing high-speed communication links","author":"huang","year":"2001","journal-title":"19th VLSI Test Symposium"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696271"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598340"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2211655"},{"key":"ref7","first-page":"336","article-title":"A Low-Cost Jitter Measurement Technique for BIST Applications","author":"huang","year":"2003","journal-title":"Proc 12th IEEE Asian Test Symp (ATS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.38"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1017\/9781316981238"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2005.1541583"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2022,10,3]]},"location":"Patras, Greece","end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939620.pdf?arnumber=9939620","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:22:16Z","timestamp":1669666936000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939620\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939620","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}