{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:30:50Z","timestamp":1763724650102,"version":"3.37.3"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939624","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["SPTA: A Scalable Parallel ILP-Based Track Assignment Algorithm with Two-Stage Partition"],"prefix":"10.1109","author":[{"given":"Yidan","family":"Jing","sequence":"first","affiliation":[{"name":"Fuzhou University,College of Computer and Data Science,Fuzhou,China"}]},{"given":"Liliang","family":"Yang","sequence":"additional","affiliation":[{"name":"Fuzhou University,College of Computer and Data Science,Fuzhou,China"}]},{"given":"Zhen","family":"Zhuang","sequence":"additional","affiliation":[{"name":"Fuzhou University,College of Computer and Data Science,Fuzhou,China"}]},{"given":"Genggeng","family":"Liu","sequence":"additional","affiliation":[{"name":"Fuzhou University,College of Computer and Data Science,Fuzhou,China"}]},{"given":"Xing","family":"Huang","sequence":"additional","affiliation":[{"name":"Northwestern Polytechnical University,School of Computer Science,Xi’an,China"}]},{"given":"Wen-Hao","family":"Liu","sequence":"additional","affiliation":[{"name":"Cadence Design Systems Inc.,Custom IC and PCB Group,San Jose,California,United States"}]},{"given":"Ting-Chi","family":"Wang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Department of Computer Science,Taiwan"}]}],"member":"263","reference":[{"key":"ref10","first-page":"758","article-title":"A track assignment algorithm based on hybrid discrete particle swarm optimization","volume":"32","author":"guo","year":"2019","journal-title":"Pattern Recognition and Artificial Intelligence (in Chinese)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3318026"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062335"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI51109.2021.00016"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0356"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3035464"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1137\/1024022","article-title":"Computers and intractability: A guide to the theory of NP-completeness","volume":"24","author":"garey","year":"1982","journal-title":"SIAM Review"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837324"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488921"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228500"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1929943.1929951"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167514"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.920702"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917589"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466546"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722265"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907003"},{"journal-title":"Electronic Design Automation Synthesis Verification and Test","year":"2009","author":"wang","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428041"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105307"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105308"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2022,10,3]]},"location":"Patras, Greece","end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939624.pdf?arnumber=9939624","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:22:12Z","timestamp":1669666932000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939624\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939624","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}