{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,27]],"date-time":"2025-11-27T06:43:55Z","timestamp":1764225835018},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939626","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T15:41:50Z","timestamp":1667922110000},"page":"1-6","source":"Crossref","is-referenced-by-count":12,"title":["Cross-layer FeFET Reliability Modeling for Robust Hyperdimensional Computing"],"prefix":"10.1109","author":[{"given":"Shubham","family":"Kumar","sequence":"first","affiliation":[{"name":"University of Stuttgart,Chair of Semiconductor Test and Reliability (STAR),Stuttgart,Germany"}]},{"given":"Swetaki","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Chair of Semiconductor Test and Reliability (STAR),Stuttgart,Germany"}]},{"given":"Simon","family":"Thomann","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Chair of Semiconductor Test and Reliability (STAR),Stuttgart,Germany"}]},{"given":"Paul R.","family":"Genssler","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Chair of Semiconductor Test and Reliability (STAR),Stuttgart,Germany"}]},{"given":"Yogesh Singh","family":"Chauhan","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electrical Engineering,Kanpur,India"}]},{"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Chair of Semiconductor Test and Reliability (STAR),Stuttgart,Germany"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM50988.2021.9420980"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9128323"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3192808"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.2967423"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720631"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9129226"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS50974.2021.9441038"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474025"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724592"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM47692.2020.9117979"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0321-3"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0410-3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3389\/felec.2022.833260"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2889225"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/ac189f"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED54688.2022.9806287"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3151857"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00020"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409777"},{"key":"ref20","article-title":"Ferroelectric FDSOI FET Modeling for Memory and Logic Applications","author":"chatterjee","year":"2022","journal-title":"Solid-State Electronics (SSE)"},{"article-title":"Hw\/sw co-design for reliable in-memory brain-inspired hyperdimensional computing","year":"2022","author":"thomann","key":"ref21"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2022,10,3]]},"location":"Patras, Greece","end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939626.pdf?arnumber=9939626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T15:21:58Z","timestamp":1669648918000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939626\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939626","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}