{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T16:06:31Z","timestamp":1772813191240,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939627","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Reliability-Aware Ratioed Logic Operations for Energy-Efficient Computational ReRAM"],"prefix":"10.1109","author":[{"given":"Carlos","family":"Fernandez","sequence":"first","affiliation":[{"name":"Universidad Tecnica Federico Santa Maria (UTFSM),Dept. of Electronic Engineering,Valparaiso,Chile"}]},{"given":"Ioannis","family":"Vourkas","sequence":"additional","affiliation":[{"name":"Universidad Tecnica Federico Santa Maria (UTFSM),Dept. of Electronic Engineering,Valparaiso,Chile"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673304"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2936873"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3001247"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.39"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2923731"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MOCAST49295.2020.9200279"},{"key":"ref16","first-page":"485","article-title":"SPICE Model of Memristive Devices with Threshold","volume":"22","author":"pershin","year":"2013","journal-title":"Radioengineering"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1016\/j.sse.2020.107833","article-title":"Comprehensive Predictive Modeling of Resistive Switching Devices using a Bias-dependent Window Function Approach","volume":"170","author":"fernandez","year":"2020","journal-title":"Solid State Electronics"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2493960"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2017.2776980"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715020"},{"key":"ref3","year":"0","journal-title":"Neuromemristive artificial intelligence"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2016.2583673"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1080\/17445760.2017.1314472"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.201532872"},{"key":"ref7","article-title":"A Testability Enhancement Method for the Memristor Ratioed Logic Circuits","author":"li","year":"0","journal-title":"2020 IEEE 29th Asian Test Symposium (ATS)"},{"key":"ref2","article-title":"Revolutionary Embedded Memory","author":"sic","year":"0"},{"key":"ref1","article-title":"A Quantum Leap in Emerging Memory Technology","author":"nano","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2007.4430310"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-15249-1"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2019.107748"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Patras, Greece","start":{"date-parts":[[2022,10,3]]},"end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939627.pdf?arnumber=9939627","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:22:07Z","timestamp":1669666927000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939627\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939627","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}