{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:45:53Z","timestamp":1753922753862},"reference-count":46,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939629","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["FeFET versus DRAM based PIM Architectures: A Comparative Study"],"prefix":"10.1109","author":[{"given":"Chirag","family":"Sudarshan","sequence":"first","affiliation":[{"name":"University of Kaiserslauten,Kaiserslauten,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taha","family":"Soliman","sequence":"additional","affiliation":[{"name":"Robert Bosch GmbH,Renningen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Kampfe","sequence":"additional","affiliation":[{"name":"Center Nanoelectronic Technologies (CNT),Fraunhofer IPMS,Dresden,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Weis","sequence":"additional","affiliation":[{"name":"University of Kaiserslauten,Kaiserslauten,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"University of Kaiserslauten,Kaiserslauten,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"Ten Lessons From Three Generations Shaped Google’s TPUv4i : Industrial Product","author":"jouppi","year":"2021","journal-title":"2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA)"},{"journal-title":"1Y DRAM Analysis Product Brief","year":"2019","key":"ref38"},{"key":"ref33","first-page":"1","article-title":"HBM: Memory solution for bandwidth-hungry processors","author":"kim","year":"2014","journal-title":"2014 IEEE Hot Chips 26 Symposium (HCS) IEEE"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731711"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3011265"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IMW48823.2020.9108150"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-15074-6_23"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3170235"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643578"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366050"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342199"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00080"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3529760"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2923745"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/5.0035281"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6633\/ab8f86"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN48605.2020.9206672"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS51828.2021.9458437"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365862"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1063\/1.3634052"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00062"},{"journal-title":"Edge TPU Performance Benchmarks","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1149\/2.0081505jss"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857044"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2354833"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2021.3100290"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268425"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372124"},{"key":"ref9","first-page":"1","article-title":"In-Memory Computing exceeding 10000 TOPS\/W using Ferroelectric Field Effect Transistors for EdgeAI Applications","author":"laleni","year":"2021","journal-title":"ETG Congress 2021"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00030"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196029"},{"key":"ref45","first-page":"1","article-title":"Optimization of DRAM based PIM Architecture for Energy-Efficient Deep Neural Network Training","author":"sudarshan","year":"2022","journal-title":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317845"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342213"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702458"},{"journal-title":"DRAM Scaling Trend and Beyond","year":"0","author":"choe","key":"ref41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586096"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132419"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3422575.3422790"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2021.3096248"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431522"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2022,10,3]]},"location":"Patras, Greece","end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939629.pdf?arnumber=9939629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:22:14Z","timestamp":1669666934000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939629","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}