{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:44:31Z","timestamp":1725608671712},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939635","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A Signal-Integrity Aware ATPG Flow to Generate High-Quality Patterns for Testing System-on-Chip Designs"],"prefix":"10.1109","author":[{"given":"Anu","family":"Asokan","sequence":"first","affiliation":[{"name":"L&T Technology Services Pvt Ltd"}]}],"member":"263","reference":[{"year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378635"},{"key":"ref12","first-page":"6","article-title":"Robust test generation for precise crosstalk-induced path delay faults","author":"li","year":"2006","journal-title":"VLSI Test Symposium 2006 Proceedings 24th IEEE"},{"year":"0","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269109"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.913759"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.45"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.77"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.99"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2256810"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2205026"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2014.6868791"},{"year":"0","key":"ref9"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2022,10,3]]},"location":"Patras, Greece","end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939635.pdf?arnumber=9939635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:22:05Z","timestamp":1669666925000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939635\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939635","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}