{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:30:13Z","timestamp":1763724613907,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939643","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["A Multi-stage Hybrid Approach for Mapping Applications on Heterogeneous Multi-core Platforms"],"prefix":"10.1109","author":[{"given":"A.","family":"Emeretlis","sequence":"first","affiliation":[{"name":"University of Patras,Dept. of Electrical & Computer Engineering,Patras,Greece"}]},{"given":"G.","family":"Theodoridis","sequence":"additional","affiliation":[{"name":"University of Patras,Dept. of Electrical & Computer Engineering,Patras,Greece"}]},{"given":"P.","family":"Alefragis","sequence":"additional","affiliation":[{"name":"University of Peloponnese,Dept. of Electrical & Computer Engineering,Patras,Greece"}]},{"given":"N.","family":"Voros","sequence":"additional","affiliation":[{"name":"University of Peloponnese,Dept. of Electrical & Computer Engineering,Patras,Greece"}]}],"member":"263","reference":[{"key":"ref10","first-page":"774","article-title":"Logic-Based Benders Decomposition for Alternative Resource Scheduling with Sequence Dependent Setups","volume":"242","author":"tran","year":"2012","journal-title":"New Front Appl Artif Intell"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30201-8_14"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10479-010-0718-x"},{"key":"ref13","first-page":"27","article-title":"DAG Scheduling Using a Lookahead Variant of the Heterogeneous Earliest Finish Time Algorithm","author":"bittencourt","year":"2010","journal-title":"13th Euromicro Conference on Parallel Distributed and Network-Based Processing"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/465702"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1155\/2016\/3676149"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/404375"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2016.05.014"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2838733"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3133219"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/BF02577777"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.elerap.2019.100884"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICMLC.2010.50"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/71.993206"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2209285.2209289"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20080003"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s12083-019-00749-9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-021-03650-6"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1287\/opre.1060.0371"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2017.8344634"},{"key":"ref22","first-page":"167","article-title":"QuickXplain: Preferred Explanations and Relaxations for Over-Constrained Problems","author":"junker","year":"2004","journal-title":"AAAI’04 Proceedings of the 19th national conference on Artifical intelligence"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.compchemeng.2005.09.011"},{"year":"2013","key":"ref23","article-title":"FICO Xpress Optimization Suite"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2022,10,3]]},"location":"Patras, Greece","end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939643.pdf?arnumber=9939643","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:22:16Z","timestamp":1669666936000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939643\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939643","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}