{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:20:59Z","timestamp":1774365659175,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939646","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A Comparison of SAT-based and SMT-based Frameworks for X-value Combinational Equivalence Checking"],"prefix":"10.1109","author":[{"given":"Raiyyan","family":"Malik","sequence":"first","affiliation":[{"name":"Indraprastha Institute of Information Technology,Delhi"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shubham","family":"Baunthiyal","sequence":"additional","affiliation":[{"name":"Indraprastha Institute of Information Technology,Delhi"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Puneet","family":"Kumar","sequence":"additional","affiliation":[{"name":"Indraprastha Institute of Information Technology,Delhi"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srinath","family":"J","sequence":"additional","affiliation":[{"name":"Indraprastha Institute of Information Technology,Delhi"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sneh","family":"Saurabh","sequence":"additional","affiliation":[{"name":"Indraprastha Institute of Information Technology,Delhi"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10575-8_11"},{"key":"ref11","first-page":"337","article-title":"Z3: An Efficient SMT Solver","author":"de moura","year":"2008","journal-title":"Tools and Algorithms for the Construction and Analysis of Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00768-2_16"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12002-2_12"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-22110-1_14"},{"key":"ref15","first-page":"51","article-title":"CaDiCaL, Kissat, Paracooba, Plingeling and Treengeling entering the SAT Competition 2020","volume":"b 2020 1","author":"biere","year":"2020","journal-title":"Proc of SAT Competition 2020 – Solver and Benchmark Descriptions"},{"key":"ref16","first-page":"50","article-title":"MapleGlucose and MapleCMS","author":"liang","year":"2016","journal-title":"SAT COMPETITION 2016"},{"key":"ref17","first-page":"56","article-title":"Riss 6 solver and derivatives","author":"manthey","year":"2016","journal-title":"Proceedings of SAT Competition"},{"key":"ref4","first-page":"1","article-title":"IEEE\/IEC international standard - design and verification of low-power integrated circuits","year":"2015","journal-title":"IEC 61523-4 Edition 1 0 2015-03 (IEEE Std 1801-2013)"},{"key":"ref3","first-page":"1","article-title":"IEEE standard for design and verification of low-power, energy-aware electronic systems","year":"2019","journal-title":"IEEE Std 1801-2018"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415739"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73368-3_52"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-81955-1_28"},{"key":"ref7","first-page":"1","article-title":"IEEE standard for Verilog Hardware Description Language","year":"2006","journal-title":"IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02777-2_24"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24605-3_37"},{"key":"ref9","first-page":"547","article-title":"SAT-Based Combinational Equivalence Checking with Don’t Care","author":"nam","year":"2004","journal-title":"Proc ITC-CSCC"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Patras, Greece","start":{"date-parts":[[2022,10,3]]},"end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939646.pdf?arnumber=9939646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:22:18Z","timestamp":1669666938000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939646","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}