{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:24:14Z","timestamp":1751091854063},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939648","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["An FPGA implementation of the VESA Display Stream Compression decoder"],"prefix":"10.1109","author":[{"given":"Nikolaos","family":"Kefalas","sequence":"first","affiliation":[{"name":"University of Patras,ECE Department,Rio,Greece,26500"}]},{"given":"George","family":"Theodoridis","sequence":"additional","affiliation":[{"name":"University of Patras,ECE Department,Rio,Greece,26500"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2602009"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PCS.2013.6737776"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2019.2923989"},{"journal-title":"HDMI 2 1 Standard","year":"2017","key":"ref6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2019.8862082"},{"journal-title":"DisplayPort Standard Version 1 1","year":"2016","key":"ref5"},{"year":"2018","key":"ref8","article-title":"NVIDIA Turing"},{"key":"ref7","article-title":"Large Scale Subjective Evaluation of Display Stream Compression","author":"allison","year":"2017","journal-title":"DALE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2608971"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2018.8624112"},{"journal-title":"VESA Display Stream Compression (DSC) Standard Version 1 2a","year":"2017","key":"ref1"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2022,10,3]]},"location":"Patras, Greece","end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939648.pdf?arnumber=9939648","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:22:17Z","timestamp":1669666937000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939648\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939648","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}