{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:38:40Z","timestamp":1767339520180},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939650","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-7","source":"Crossref","is-referenced-by-count":4,"title":["Preserving Design Hierarchy Information for Polynomial Formal Verification"],"prefix":"10.1109","author":[{"given":"Rolf","family":"Drechsler","sequence":"first","affiliation":[{"name":"University of Bremen,Institute of Computer Science,Bremen,Germany"}]},{"given":"Alireza","family":"Mahzoon","sequence":"additional","affiliation":[{"name":"University of Bremen,Institute of Computer Science,Bremen,Germany"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586107"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS52891.2021.00027"},{"key":"ref12","article-title":"Towards polynomial formal verification of AI-generated arithmetic circuits","author":"drechsler","year":"2021","journal-title":"International Symposium on Devices Circuits and Systems"},{"key":"ref13","first-page":"457","article-title":"Polynomial formal verification of arithmetic circuits","author":"drechsler","year":"2021","journal-title":"International Conference on Computational Intelligence and Data Engineering"},{"key":"ref14","article-title":"Polynomial formal verification of approximate adders","author":"schnieber","year":"2022","journal-title":"Euromicro Symposium on Digital System Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1023\/A:1021752130394"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3487212.3487333"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS54261.2022.9770156"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI53441.2021.9529977"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICEECCOT52851.2021.9707932"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.479995"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3083682"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.250005"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2547898"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/FMCAD.2019.8894250"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597155"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122451"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS52668.2021.9417052"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00029"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240837"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0248"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-68071-8_9"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114826"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2022,10,3]]},"location":"Patras, Greece","end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939650.pdf?arnumber=9939650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:22:02Z","timestamp":1669666922000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939650\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939650","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}