{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:36:06Z","timestamp":1772206566173,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939652","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T15:41:50Z","timestamp":1667922110000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Substrate Effect on Low-frequency Noise of synaptic RRAM devices"],"prefix":"10.1109","author":[{"given":"Nikolaos","family":"Vasileiadis","sequence":"first","affiliation":[{"name":"Institute of Nanoscience and Nanotechnology NCSR \"Demokritos\",Ag. Paraskevi,Greece"}]},{"given":"Alexandros","family":"Mavropoulis","sequence":"additional","affiliation":[{"name":"Institute of Nanoscience and Nanotechnology NCSR \"Demokritos\",Ag. Paraskevi,Greece"}]},{"given":"Panagiotis","family":"Loukas","sequence":"additional","affiliation":[{"name":"Institute of Nanoscience and Nanotechnology NCSR \"Demokritos\",Ag. Paraskevi,Greece"}]},{"given":"Pascal","family":"Normand","sequence":"additional","affiliation":[{"name":"Institute of Nanoscience and Nanotechnology NCSR \"Demokritos\",Ag. Paraskevi,Greece"}]},{"given":"Georgios Ch.","family":"Sirakoulis","sequence":"additional","affiliation":[{"name":"Democritus University of Thrace,Department of Electrical and Computer Engineering,Xanthi,Greece"}]},{"given":"Panagiotis","family":"Dimitrakis","sequence":"additional","affiliation":[{"name":"Institute of Nanoscience and Nanotechnology NCSR \"Demokritos\",Ag. Paraskevi,Greece"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.chaos.2021.111533"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NANO54668.2022.9928707"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-15290-5_1"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2842071"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.1150519"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2304673"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1039\/C3NR05016E"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2017.11.003"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.35848\/1347-4065\/ac7bf6"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223640"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3390\/make1010005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2021.3072974"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"15762","DOI":"10.1038\/srep15762","article-title":"a-SiNx:H-based ultra-low power resistive random access memory with tunable si dangling bond conduction paths","volume":"5","author":"jiang","year":"2015","journal-title":"Scientific Reports"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201900198"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2022.108375"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2441752"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41563-019-0291-x"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720588"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Patras, Greece","start":{"date-parts":[[2022,10,3]]},"end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939652.pdf?arnumber=9939652","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T15:22:06Z","timestamp":1669648926000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939652\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939652","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}