{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:44:31Z","timestamp":1730303071400,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1109\/vlsi-soc54400.2022.9939653","type":"proceedings-article","created":{"date-parts":[[2022,11,8]],"date-time":"2022-11-08T20:41:50Z","timestamp":1667940110000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["End-to-end modeling of variability-aware neural networks based on resistive-switching memory arrays"],"prefix":"10.1109","author":[{"given":"Artem","family":"Glukhov","sequence":"first","affiliation":[{"name":"Politecnico di Milano and IU.NET,Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB),Milan,Italy,20133"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicola","family":"Lepri","sequence":"additional","affiliation":[{"name":"Politecnico di Milano and IU.NET,Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB),Milan,Italy,20133"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valerio","family":"Milo","sequence":"additional","affiliation":[{"name":"Applied Materials Italia Srl,Reggio Emilia,Italy,42124"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Baroni","sequence":"additional","affiliation":[{"name":"IHP-Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany,15236"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristian","family":"Zambelli","sequence":"additional","affiliation":[{"name":"Università degli Studi di Ferrara,Dipartimento di Ingegneria,Ferrara,Italy,44122"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Piero","family":"Olivo","sequence":"additional","affiliation":[{"name":"Università degli Studi di Ferrara,Dipartimento di Ingegneria,Ferrara,Italy,44122"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"Perez","sequence":"additional","affiliation":[{"name":"IHP-Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany,15236"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Wenger","sequence":"additional","affiliation":[{"name":"IHP-Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany,15236"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniele","family":"Ielmini","sequence":"additional","affiliation":[{"name":"Politecnico di Milano and IU.NET,Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB),Milan,Italy,20133"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401307"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3113300"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.17"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/31\/6\/063002"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2646758"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS46558.2021.9405119"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.5108650"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48227.2022.9764497"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2325531"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2020.2987605"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202000040"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715178"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582090"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2014.14.3.356"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.isci.2020.101809"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2330200"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/P19-1355"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3089995"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref22","first-page":"448","volume":"37","author":"ioffe","year":"2015","journal-title":"Proceedings of The 32nd International Conference on Machine Learning"},{"key":"ref21","first-page":"807","article-title":"Rectified linear units improve restricted boltzmann machines","author":"nair","year":"2010","journal-title":"Proceedings of the 27th International Conference on International Conference on Machine Learning (ICML'10)"},{"article-title":"Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients","year":"2016","author":"zhou","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15825-4_10"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744930"},{"year":"2022","key":"ref25","article-title":"An Open-Source Library for Training Binarized Neural Networks"}],"event":{"name":"2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2022,10,3]]},"location":"Patras, Greece","end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9939277\/9939284\/09939653.pdf?arnumber=9939653","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:22:15Z","timestamp":1669666935000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9939653\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc54400.2022.9939653","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]}}}