{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:32:17Z","timestamp":1725726737455},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,16]],"date-time":"2023-10-16T00:00:00Z","timestamp":1697414400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,16]],"date-time":"2023-10-16T00:00:00Z","timestamp":1697414400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,16]]},"DOI":"10.1109\/vlsi-soc57769.2023.10321882","type":"proceedings-article","created":{"date-parts":[[2023,11,22]],"date-time":"2023-11-22T19:06:55Z","timestamp":1700680015000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic Digital Circuit Locking (DDCL): A Shield against Static Analysis Attacks"],"prefix":"10.1109","author":[{"given":"Ye","family":"Ziyang","sequence":"first","affiliation":[{"name":"The University of Tokyo,Graduate School of Engineering,Tokyo,Japan"}]},{"given":"Makoto","family":"Ikeda","sequence":"additional","affiliation":[{"name":"The University of Tokyo,Graduate School of Engineering,Tokyo,Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2014.2332291"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/mdt.2010.7"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2014.2334493"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/hst.2015.7140252"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/date.2019.8715163"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/hst.2017.7951805"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2019.2960351"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194596"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287691"},{"article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN","volume-title":"Proc. Intl. Symp. Circuits and Systems","author":"F","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/mc.2010.284"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2018.2801220"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/hst.2016.7495588"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/iccad45719.2019.8942150"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549461"}],"event":{"name":"2023 IFIP\/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2023,10,16]]},"location":"Dubai, United Arab Emirates","end":{"date-parts":[[2023,10,18]]}},"container-title":["2023 IFIP\/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10321814\/10321836\/10321882.pdf?arnumber=10321882","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T21:05:26Z","timestamp":1709413526000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10321882\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,16]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc57769.2023.10321882","relation":{},"subject":[],"published":{"date-parts":[[2023,10,16]]}}}