{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T00:29:51Z","timestamp":1775521791654,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,16]],"date-time":"2023-10-16T00:00:00Z","timestamp":1697414400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,16]],"date-time":"2023-10-16T00:00:00Z","timestamp":1697414400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100018693","name":"Horizon Europe","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018693","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,16]]},"DOI":"10.1109\/vlsi-soc57769.2023.10321895","type":"proceedings-article","created":{"date-parts":[[2023,11,22]],"date-time":"2023-11-22T19:06:55Z","timestamp":1700680015000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Modeling and Analysis of SRAM PUF Bias Patterns in 14nm and 7nm FinFET Technology Nodes"],"prefix":"10.1109","author":[{"given":"Shayesteh","family":"Masoumian","sequence":"first","affiliation":[{"name":"Intrinsic ID B.V.,Eindhoven,The Netherlands"}]},{"given":"Roel","family":"Maes","sequence":"additional","affiliation":[{"name":"Intrinsic ID B.V.,Eindhoven,The Netherlands"}]},{"given":"Rui","family":"Wang","sequence":"additional","affiliation":[{"name":"Intrinsic ID B.V.,Eindhoven,The Netherlands"}]},{"given":"Karthik Keni","family":"Yerriswamy","sequence":"additional","affiliation":[{"name":"Intrinsic ID B.V.,Eindhoven,The Netherlands"}]},{"given":"Geert-Jan","family":"Schrijen","sequence":"additional","affiliation":[{"name":"Intrinsic ID B.V.,Eindhoven,The Netherlands"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[{"name":"Delft University of Technology,Faculty of EE, Mathematics and CS,Delft,The Netherlands"}]},{"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[{"name":"Delft University of Technology,Faculty of EE, Mathematics and CS,Delft,The Netherlands"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0753"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2422844"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774735"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855566"},{"key":"ref5","article-title":"A Study on Controlling Power Supply Ramp-Up Time in SRAM PUFs","volume-title":"Ph.D. dissertation, UMASS","author":"Ramanna","year":"2019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936393"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00102"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3101045"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/WIFS47025.2019.9035094"},{"key":"ref10","volume-title":"CMOS VLSI design: a circuits and systems perspective","author":"Weste","year":"2010"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.03.009"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2011666"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2017.2713305"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523634"},{"key":"ref15","journal-title":"How to achieve the threshold voltage thermal coefficient of the MOSFET acting on design parameters Intr."},{"key":"ref16","article-title":"HSPICE\u00ae User Guide: Simulation and Analysis","author":"Synopsys","year":"2008"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2018.8357289"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116353"},{"key":"ref19","author":"Kuphaldt","year":"2006","journal-title":"Lessons In Electric Circuits, Volume I \u2013 DC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.06.010"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IWCE.2010.5677948"},{"key":"ref23","article-title":"Introducing 5-nm finfet technology in microwind","author":"Sicard","year":"2021"}],"event":{"name":"2023 IFIP\/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Dubai, United Arab Emirates","start":{"date-parts":[[2023,10,16]]},"end":{"date-parts":[[2023,10,18]]}},"container-title":["2023 IFIP\/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10321814\/10321836\/10321895.pdf?arnumber=10321895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T20:29:08Z","timestamp":1710361748000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10321895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,16]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc57769.2023.10321895","relation":{},"subject":[],"published":{"date-parts":[[2023,10,16]]}}}