{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:04:46Z","timestamp":1751094286429,"version":"3.37.3"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,16]],"date-time":"2023-10-16T00:00:00Z","timestamp":1697414400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,16]],"date-time":"2023-10-16T00:00:00Z","timestamp":1697414400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002701","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,16]]},"DOI":"10.1109\/vlsi-soc57769.2023.10321918","type":"proceedings-article","created":{"date-parts":[[2023,11,22]],"date-time":"2023-11-22T19:06:55Z","timestamp":1700680015000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["An Energy-Efficient and Area-Efficient Depthwise Separable Convolution Accelerator with Minimal On-Chip Memory Access"],"prefix":"10.1109","author":[{"given":"Yi","family":"Chen","sequence":"first","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Lou","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Lanius","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Freye","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johnson","family":"Loh","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tobias","family":"Gemmeke","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"MobileNets: Efficient convolutional neural networks for mobile vision applications","author":"Howard","year":"2017","journal-title":"CoRR"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2846698"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2942529"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2018.8502333"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2021.3054371"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401192"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3078541"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00099"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643497"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00030"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA-BDCloud-SocialCom-SustainCom52081.2021.00044"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653825"},{"key":"ref15","article-title":"Learned step size quantization","author":"Esser","year":"2019","journal-title":"CoRR"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3050670"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927142"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3120312"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/icce-tw52618.2021.9602973"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/iccss51193.2021.9464213"}],"event":{"name":"2023 IFIP\/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2023,10,16]]},"location":"Dubai, United Arab Emirates","end":{"date-parts":[[2023,10,18]]}},"container-title":["2023 IFIP\/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10321814\/10321836\/10321918.pdf?arnumber=10321918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T21:07:10Z","timestamp":1709413630000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10321918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,16]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc57769.2023.10321918","relation":{},"subject":[],"published":{"date-parts":[[2023,10,16]]}}}