{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T23:44:44Z","timestamp":1768347884924,"version":"3.49.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,6]]},"DOI":"10.1109\/vlsi-soc62099.2024.10767783","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:53:02Z","timestamp":1733251982000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["FVDCLS: Functional Verification of RISCV Based Dual-Core Lockstep Feature Using Fault Injection Mechanism"],"prefix":"10.1109","author":[{"given":"Muhammad Kashif","family":"Minhas","sequence":"first","affiliation":[{"name":"Centers of Excellence in Science & Applied Technologies,Pakistan"}]},{"given":"Haroon","family":"Waris","sequence":"additional","affiliation":[{"name":"Centers of Excellence in Science & Applied Technologies,Pakistan"}]},{"given":"Sajid","family":"Baloch","sequence":"additional","affiliation":[{"name":"Centers of Excellence in Science & Applied Technologies,Pakistan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.585157"},{"key":"ref2","article-title":"Falcon: A Dual-Core Lockstep Microprocessor Based on RISC-V ISA","author":"Li","year":"2023","journal-title":"RISC-V Summit Europe, Barcelona"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.113447"},{"key":"ref4","volume-title":"Design and simulation of a RISC-V dual-core lockstep for fault tolerant systems","author":"Viana","year":"2020"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/electronics12020464"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/norcas51424.2020.9265137"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2020.113770"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/iecon.2019.8926844"}],"event":{"name":"2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Tanger, Morocco","start":{"date-parts":[[2024,10,6]]},"end":{"date-parts":[[2024,10,9]]}},"container-title":["2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10767775\/10767782\/10767783.pdf?arnumber=10767783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:55:11Z","timestamp":1736538911000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10767783\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc62099.2024.10767783","relation":{},"subject":[],"published":{"date-parts":[[2024,10,6]]}}}