{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T17:17:16Z","timestamp":1783790236120,"version":"3.55.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,6]]},"DOI":"10.1109\/vlsi-soc62099.2024.10767797","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:53:02Z","timestamp":1733251982000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["A Novel Design Technique for Enhanced Security and New Applications of Ferroelectric-Based Non-Volatile SRAM"],"prefix":"10.1109","author":[{"given":"Lucas","family":"Rhetat","sequence":"first","affiliation":[{"name":"Univ. Grenoble Alpes, CEA LIST"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Philippe","family":"Noel","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA LIST"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bastien","family":"Giraud","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA LIST"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Laurent","family":"Grenouillet","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA LETI"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Julie","family":"Laguerre","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA LETI"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C\u00e9dric","family":"Marchand","sequence":"additional","affiliation":[{"name":"Univ. Lyon, Ecole Centrale de Lyon, INL, CNRS"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ian","family":"O'Connor","sequence":"additional","affiliation":[{"name":"Univ. Lyon, Ecole Centrale de Lyon, INL, CNRS"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Nonvolatile SRAMs (nvSRAMs) in Gaming Applications","author":"Shivendra","year":"2015"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852619"},{"key":"ref3","article-title":"4.7 A 65nm ReRAM-enabled nonvolatile processor with 6\u00d7 reduction in restore time and 4x higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic","author":"Liu","year":"2016","journal-title":"ISSCC"},{"key":"ref4","volume-title":"FRAM MCU Key Strengths and Applications","year":"2010"},{"key":"ref5","article-title":"Reverse Engineering Flash EEPROM Memories Using Scanning Electron Microscopy","volume-title":"Smart Card Research and Advanced Application Conference","author":"Courbon","year":"2016"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2755563"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea11040036"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102864"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567885"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810034"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2019.2949564"},{"key":"ref12","volume-title":"iMRC: Integrated Monitoring & Recovery Component, a Solution to Guarantee the Security of Embedded Systems","author":"Thevenon","year":"2022"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref14","article-title":"Experimental Demonstration of a Nonvolatile SRAM With Ferroelectric Hf02 Capacitor for Normally Off Application","author":"Kobayashi","year":"2018","journal-title":"JEDS"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.346845"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1063\/1.349348"},{"key":"ref17","article-title":"Demonstration of BEOL-compatible ferroelectric Hf0.5Zr0.5O2 scaled FeRAM co-integrated with 130nm CMOS for embedded NVM applications","author":"Francois","year":"2019","journal-title":"IEDM"},{"key":"ref18","volume-title":"Nonvolatile SRAM (nvSRAM) Basics","author":"Prakash","year":"2016"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231368"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067521"}],"event":{"name":"2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Tanger, Morocco","start":{"date-parts":[[2024,10,6]]},"end":{"date-parts":[[2024,10,9]]}},"container-title":["2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10767775\/10767782\/10767797.pdf?arnumber=10767797","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:55:10Z","timestamp":1736538910000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10767797\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,6]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc62099.2024.10767797","relation":{},"subject":[],"published":{"date-parts":[[2024,10,6]]}}}