{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:34:21Z","timestamp":1736573661787,"version":"3.32.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,6]]},"DOI":"10.1109\/vlsi-soc62099.2024.10767804","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:53:02Z","timestamp":1733251982000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["SystemVerilog-SystemC TestBench Architecture for VLSI Chip Design Verification"],"prefix":"10.1109","author":[{"given":"Mohammad","family":"Ismael","sequence":"first","affiliation":[{"name":"Orion VLSI Technologies,Rawabi,Palestine&#x00A7;"}]},{"given":"Ayman","family":"Hroub","sequence":"additional","affiliation":[{"name":"Birzeit University,Department of Electrical and Computer Engineering,Birzeit,Ramallah,Palestine"}]},{"given":"Nasib","family":"Naser","sequence":"additional","affiliation":[{"name":"Orion VLSI Technologies,Rawabi,Palestine&#x00A7;"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337670"},{"article-title":"The definitive guide to systemc: The systemc language","year":"2015","author":"Black","key":"ref2"},{"volume-title":"Systemc - wikipedia","year":"2023","key":"ref3"},{"volume-title":"visited: 17.02.2024","author":"Standards","key":"ref4"},{"volume-title":"Uvm-connect and tlm-2.0 primer","year":"2023","author":"Academy","key":"ref5"},{"year":"2015","key":"ref6","article-title":"Uvm 1.2 user guide and reference manual"},{"volume-title":"Cores-VeeR-EL2: A collection of risc-v cores and other ips targeting different levels of performance, size, and features","year":"2024","author":"Alliance","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2018.00023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-16-3293-8_4"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.47363\/JEAST\/2022(4)153"},{"key":"ref11","article-title":"Why not \u201cconnect\u201d using uvm connect: Mixed language communication got easier with uvmc","author":"Baskar","year":"2022","journal-title":"DVCon United States"},{"key":"ref12","article-title":"Connecting a company\u2019s verification methodology to standard concepts of uvm","author":"Poppen","year":"2014","journal-title":"DVCon Europe"},{"key":"ref13","article-title":"Using synopsys vcs to connect a company\u2019s systemc verifiacation methodology to standard concepts of uvm","author":"Poppen","year":"2015","journal-title":"SNUG Germany"},{"volume-title":"Interfacing systemc inside uvm using tlm 2.0","year":"2020","author":"Erichsen","key":"ref14"},{"key":"ref15","article-title":"Do not forget to \u2018cover\u2019 your systemc code with uvmc","author":"Baskar","year":"2023","journal-title":"DVCon United States"}],"event":{"name":"2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2024,10,6]]},"location":"Tanger, Morocco","end":{"date-parts":[[2024,10,9]]}},"container-title":["2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10767775\/10767782\/10767804.pdf?arnumber=10767804","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:54:47Z","timestamp":1736538887000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10767804\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc62099.2024.10767804","relation":{},"subject":[],"published":{"date-parts":[[2024,10,6]]}}}