{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:29:45Z","timestamp":1783787385715,"version":"3.55.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002347","name":"Federal Ministry of Education and Research (BMBF, Germany)","doi-asserted-by":"publisher","award":["16ES1134,16ES1133K"],"award-info":[{"award-number":["16ES1134,16ES1133K"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,6]]},"DOI":"10.1109\/vlsi-soc62099.2024.10767807","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:53:02Z","timestamp":1733251982000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Understanding Transistor Aging Impact on the Behavior of RRAM Cells"],"prefix":"10.1109","author":[{"given":"Seyed Hossein Hashemi","family":"Shadmehri","sequence":"first","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Supriya","family":"Chakraborty","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thiago Santos","family":"Copetti","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fabian Luis","family":"Vargas","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institute for High Performance Microelectronics, Frankfurt (Oder),Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Let\u00edcia Maria Bolzani","family":"Poehls","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Chair of Integrated Digital Systems and Circuit Design,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-45670-9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW48823.2020.9108132"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-020-03299-9"},{"key":"ref4","first-page":"396","article-title":"ReMeCo: Reliable Memristor-Based In-Memory Neuromorphic Computation","volume-title":"2023 28th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"BanaGozar"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS48895.2020.9073995"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2581700"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465850"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3032282"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937264"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.5108654"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2021.3131345"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040125"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724685"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131539"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2887140"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3223657"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2805285"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2831708"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3247369"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3022005"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IMW52921.2022.9779300"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487798"}],"event":{"name":"2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Tanger, Morocco","start":{"date-parts":[[2024,10,6]]},"end":{"date-parts":[[2024,10,9]]}},"container-title":["2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10767775\/10767782\/10767807.pdf?arnumber=10767807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:54:43Z","timestamp":1736538883000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10767807\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,6]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc62099.2024.10767807","relation":{},"subject":[],"published":{"date-parts":[[2024,10,6]]}}}