{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T18:17:56Z","timestamp":1765995476929,"version":"3.32.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,6]]},"DOI":"10.1109\/vlsi-soc62099.2024.10767809","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:53:02Z","timestamp":1733251982000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["The Impact of Logic Synthesis and Technology Mapping on Logic Locking Security"],"prefix":"10.1109","author":[{"given":"Lilas","family":"Alrahis","sequence":"first","affiliation":[{"name":"Khalifa University,Abu Dhabi,UAE"}]},{"given":"Mohammed Thari","family":"Nabeel","sequence":"additional","affiliation":[{"name":"New York University Abu Dhabi (NYUAD),Abu Dhabi,UAE"}]},{"given":"Johann","family":"Knechtel","sequence":"additional","affiliation":[{"name":"New York University Abu Dhabi (NYUAD),Abu Dhabi,UAE"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[{"name":"New York University Abu Dhabi (NYUAD),Abu Dhabi,UAE"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/3342099"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/3569052.3571878"},{"year":"2024","author":"Wang","article-title":"Trolloc: Logic locking and layout hardening for ic security closure against hardware trojans","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.23919\/DATE48585.2020.9116483"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/HST.2015.7140252"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TCSII.2021.3113035"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/3431389"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/AsianHOST.2018.8607163"},{"key":"ref10","article-title":"Logic locking for secure outsourced chip fabrication: A new attack and provably secure defense mechanism","author":"Massad","year":"2017","journal-title":"arXiv preprint"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCAD.2022.3192793"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.23919\/DATE51398.2021.9474039"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TETC.2021.3108487"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/DATE.2008.4484823"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/DAC56929.2023.10247921"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TIFS.2021.3057576"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/DAC.2018.8465830"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TCAD.2020.3029133"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/TCAD.2021.3100275"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/TVLSI.2021.3089555"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/AsianHOST47458.2019.9006720"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ISQED57927.2023.10129403"},{"key":"ref23","article-title":"IsoLock: Thwarting link-prediction attacks on routing obfuscation by graph isomorphism","volume-title":"Cryptology ePrint Archive","author":"Elsharief","year":"2022"},{"key":"ref24","first-page":"1","article-title":"Full-lock: Hard distributions of SAT instances for obfuscating circuits using fully configurable logic and routing blocks","volume-title":"ACM\/IEEE Design Automation Conference (DAC)","author":"Kamali"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.23919\/DATE54114.2022.9774603"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/ICCAD51958.2021.9643476"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/TVLSI.2014.2323976"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/VLSI.Design.2010.54"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/ISCAS.2019.8702704"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/HST.2017.7951830"},{"year":"2023","author":"Knechtel","article-title":"Resynthesis + SCOPE Setup","key":"ref31"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1007\/978-3-030-99524-9_1"}],"event":{"name":"2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2024,10,6]]},"location":"Tanger, Morocco","end":{"date-parts":[[2024,10,9]]}},"container-title":["2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10767775\/10767782\/10767809.pdf?arnumber=10767809","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:55:30Z","timestamp":1736538930000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10767809\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,6]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc62099.2024.10767809","relation":{},"subject":[],"published":{"date-parts":[[2024,10,6]]}}}