{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T15:59:02Z","timestamp":1780588742467,"version":"3.54.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,6]]},"DOI":"10.1109\/vlsi-soc62099.2024.10767812","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:53:02Z","timestamp":1733251982000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["3D VNWFET-Based Standard Cell Library Design Flow: from Circuit and Physical Design to Logic Synthesis"],"prefix":"10.1109","author":[{"given":"Sara","family":"Mannaa","sequence":"first","affiliation":[{"name":"Ecole Centrale de Lyon, INSA Lyon, CNRS, Universite Claude Bernard Lyon 1, CPE Lyon, INL, UMR5270,Ecully,France,69130"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C\u00e9dric","family":"Marchand","sequence":"additional","affiliation":[{"name":"Ecole Centrale de Lyon, INSA Lyon, CNRS, Universite Claude Bernard Lyon 1, CPE Lyon, INL, UMR5270,Ecully,France,69130"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Damien","family":"Deleruyelle","sequence":"additional","affiliation":[{"name":"Ecole Centrale de Lyon, INSA Lyon, CNRS, Universite Claude Bernard Lyon 1, CPE Lyon, INL, UMR5270,Ecully,France,69130"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bastien","family":"Deveautour","sequence":"additional","affiliation":[{"name":"Ecole Centrale de Lyon, INSA Lyon, CNRS, Universite Claude Bernard Lyon 1, CPE Lyon, INL, UMR5270,Ecully,France,69130"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alberto","family":"Bosio","sequence":"additional","affiliation":[{"name":"Ecole Centrale de Lyon, INSA Lyon, CNRS, Universite Claude Bernard Lyon 1, CPE Lyon, INL, UMR5270,Ecully,France,69130"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christoph","family":"Lenz","sequence":"additional","affiliation":[{"name":"Global TCAD Solutions GmbH,Vienna,Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Oskar","family":"Baumgartner","sequence":"additional","affiliation":[{"name":"Ecole Centrale de Lyon, INSA Lyon, CNRS, Universite Claude Bernard Lyon 1, CPE Lyon, INL, UMR5270,Ecully,France,69130"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ian","family":"O\u2019Connor","sequence":"additional","affiliation":[{"name":"Ecole Centrale de Lyon, INSA Lyon, CNRS, Universite Claude Bernard Lyon 1, CPE Lyon, INL, UMR5270,Ecully,France,69130"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1039\/c3nr33738c"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.15"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2021.108125"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546700"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NANO58406.2023.10231288"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2021.3089095"},{"key":"ref7","volume-title":"Gdsii tool kit (gdstk) github repository"},{"key":"ref8","author":"Brglez","year":"1985","journal-title":"A neutral netlist of 10 combinational benchmark circuits and a targeted translator in fortran"},{"key":"ref9","volume-title":"45 nm free pdk liberty file"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICM60448.2023.10378889"}],"event":{"name":"2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Tanger, Morocco","start":{"date-parts":[[2024,10,6]]},"end":{"date-parts":[[2024,10,9]]}},"container-title":["2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10767775\/10767782\/10767812.pdf?arnumber=10767812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:55:07Z","timestamp":1736538907000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10767812\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc62099.2024.10767812","relation":{},"subject":[],"published":{"date-parts":[[2024,10,6]]}}}