{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:33:35Z","timestamp":1736573615289,"version":"3.32.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,6]]},"DOI":"10.1109\/vlsi-soc62099.2024.10767823","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:53:02Z","timestamp":1733251982000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["NEATRouter: A New Method for 2D Global Routing"],"prefix":"10.1109","author":[{"given":"Luis Enrique Murillo","family":"Vizcardo","sequence":"first","affiliation":[{"name":"PPGC-Instituto de Informática, Universidade Federal do Rio Grande do Sul,Porto Alegre,Brazil"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[{"name":"PPGC\/PGMicro-Instituto de Informática, Universidade Federal do Rio Grande do Sul,Porto Alegre,Brazil"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/cec.2002.1004508"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/access.2020.2971574"},{"volume-title":"Machine learning - neuroevolution for designing chip circuits\/pathfinding","year":"2017","author":"Rinnarv","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300022"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/access.2020.2986138"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tec.1961.5219222"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2000.876022"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1126\/science.aaa8415"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/3927.001.0001"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/0471497398.mm421"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1115\/1.4045044"},{"volume-title":"NEAT - python","author":"McIntyre","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235124"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/608362"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218646"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353663"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942133"}],"event":{"name":"2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2024,10,6]]},"location":"Tanger, Morocco","end":{"date-parts":[[2024,10,9]]}},"container-title":["2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10767775\/10767782\/10767823.pdf?arnumber=10767823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:55:16Z","timestamp":1736538916000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10767823\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc62099.2024.10767823","relation":{},"subject":[],"published":{"date-parts":[[2024,10,6]]}}}