{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:33:53Z","timestamp":1736573633754,"version":"3.32.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,6]]},"DOI":"10.1109\/vlsi-soc62099.2024.10767832","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:53:02Z","timestamp":1733251982000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Behavioral Simulation of Relative Timed Asynchronous Circuits"],"prefix":"10.1109","author":[{"given":"Sumanth","family":"Kolluru","sequence":"first","affiliation":[{"name":"University of Utah,Electrical and Computer Engineering"}]},{"given":"Kenneth S.","family":"Stevens","sequence":"additional","affiliation":[{"name":"University of Utah,Electrical and Computer Engineering"}]}],"member":"263","reference":[{"issue":"11","key":"ref1","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1109\/TVLSI.2002.801606","article-title":"Relative Timing","volume":"1","author":"Stevens","year":"2003","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"article-title":"Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers","volume-title":"XI Conference on Design of Integrated Circuits and Systems","author":"Cortadella","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.743711"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/iccd.2009.5413183"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/S1571-0661(04)80468-7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2013.6654650"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.26"},{"key":"ref8","article-title":"Enhanced SDC Support for Rel-ative Timing Designs","volume-title":"Digital Automation Conference. IEEE\/ACM","author":"Quist","year":"2009"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2018.00036"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.22"},{"key":"ref11","first-page":"275","article-title":"High Level Modeling of Channel-Based Asynchronous Circuits Using Verilog","volume-title":"Communicating Pro-cess Architectures","author":"Saifhashemi","year":"2005"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC58294.2023.10239623"},{"key":"ref13","first-page":"287","article-title":"SystemVerilogCSP: Modeling Digital Asynchronous Circuits Using SystemVerilog Interfaces","volume":"68","author":"Saifhashemi","year":"2011","journal-title":"Communicating Processor Architectures"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2018.00015"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-70389-3_1"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.902762"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2769339"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC58294.2023.10239604"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/5.740022"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3385965"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2039501"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/async58294.2023.10239625"}],"event":{"name":"2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2024,10,6]]},"location":"Tanger, Morocco","end":{"date-parts":[[2024,10,9]]}},"container-title":["2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10767775\/10767782\/10767832.pdf?arnumber=10767832","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:55:09Z","timestamp":1736538909000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10767832\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc62099.2024.10767832","relation":{},"subject":[],"published":{"date-parts":[[2024,10,6]]}}}