{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:05:11Z","timestamp":1772906711427,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,6]]},"DOI":"10.1109\/vlsi-soc62099.2024.10767836","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:53:02Z","timestamp":1733251982000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["In-Memory Mirroring: Cloning Without Reading"],"prefix":"10.1109","author":[{"given":"Simranjeet","family":"Singh","sequence":"first","affiliation":[{"name":"IIT Bombay,India"}]},{"given":"Ankit","family":"Bende","sequence":"additional","affiliation":[{"name":"Forschungszentrum Julich GmbH,Germany"}]},{"given":"Chandan Kumar","family":"Jha","sequence":"additional","affiliation":[{"name":"University of Bremen,Germany"}]},{"given":"Vikas","family":"Rana","sequence":"additional","affiliation":[{"name":"Forschungszentrum Julich GmbH,Germany"}]},{"given":"Rolf","family":"Drechslert","sequence":"additional","affiliation":[{"name":"University of Bremen,Germany"}]},{"given":"Sachin","family":"Patkar","sequence":"additional","affiliation":[{"name":"IIT Bombay,India"}]},{"given":"Farhad","family":"Merchant","sequence":"additional","affiliation":[{"name":"Newcastle University,UK"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240811"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3567842"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2023.3298740"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3001247"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID60093.2024.00100"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3302235"},{"key":"ref11","first-page":"1","article-title":"Contra: Area-constrained technology mapping framework for memristive memory processing unit","author":"Bhattacharjee","year":"2020","journal-title":"2020 IEEE\/ACM ICCAD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203782"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2023.3315189"},{"key":"ref14","first-page":"185","article-title":"RowClone: Fast and energy-efficient in-DRAM bulk data copy and initialization","author":"Seshadri","year":"2013","journal-title":"2013 46th Annual IEEE\/ACM MICRO"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3018502"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3102013"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3370176"}],"event":{"name":"2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Tanger, Morocco","start":{"date-parts":[[2024,10,6]]},"end":{"date-parts":[[2024,10,9]]}},"container-title":["2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10767775\/10767782\/10767836.pdf?arnumber=10767836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:55:07Z","timestamp":1736538907000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10767836\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,6]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc62099.2024.10767836","relation":{},"subject":[],"published":{"date-parts":[[2024,10,6]]}}}