{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T07:29:16Z","timestamp":1768548556923,"version":"3.49.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,6]]},"DOI":"10.1109\/vlsi-soc62099.2024.10767840","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:53:02Z","timestamp":1733251982000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A Low-Power Linear Phase Interpolation-Based Delay Line in 12nm FinFET Technology"],"prefix":"10.1109","author":[{"given":"Mohammadreza","family":"Esmaeilpour","sequence":"first","affiliation":[{"name":"University of Kaiserslautern-Landau (RPTU),Germany"}]},{"given":"Jan","family":"Lappas","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern-Landau (RPTU),Germany"}]},{"given":"Christian","family":"Weis","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern-Landau (RPTU),Germany"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern-Landau (RPTU),Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401383"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3113926"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906183"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IranianCEE.2019.8786365"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3007587"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3098171"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8617948"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC56007.2022.10031551"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RPIC.2019.8882166"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3245562"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JEC-ECC.2017.8305774"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2508045"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401792"},{"key":"ref14","author":"Razavi","year":"2001","journal-title":"Design of analog CMOS integrated circuit"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2715899"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649067"}],"event":{"name":"2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Tanger, Morocco","start":{"date-parts":[[2024,10,6]]},"end":{"date-parts":[[2024,10,9]]}},"container-title":["2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10767775\/10767782\/10767840.pdf?arnumber=10767840","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:55:13Z","timestamp":1736538913000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10767840\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,6]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc62099.2024.10767840","relation":{},"subject":[],"published":{"date-parts":[[2024,10,6]]}}}