{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:28:33Z","timestamp":1766068113213,"version":"3.37.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,6]],"date-time":"2024-10-06T00:00:00Z","timestamp":1728172800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,6]]},"DOI":"10.1109\/vlsi-soc62099.2024.10869513","type":"proceedings-article","created":{"date-parts":[[2025,2,3]],"date-time":"2025-02-03T18:24:39Z","timestamp":1738607079000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["An Efficient Performance-Driven Analog IC Placement Optimizer Via Extremely Randomized Tree-Based Post-Layout Performance Regressors"],"prefix":"10.1109","author":[{"given":"Ricardo","family":"Martins","sequence":"first","affiliation":[{"name":"Instituto de Telecomunicações \/ Instituto Superior Técnico, Universidade de Lisboa,Portugal"}]},{"given":"Nuno","family":"Louren\u00e7o","sequence":"additional","affiliation":[{"name":"Instituto de Telecomunicações \/ Instituto Superior Técnico, Universidade de Lisboa,Portugal"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3265481"},{"key":"ref2","article-title":"Performance-Driven Analog Layout Automation: Current Status and Future Directions","author":"Xu","year":"2024","journal-title":"Proc. of the ASP-DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.engappai.2020.104102"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SOC46417.2020.9344104"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2020.3046561"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2379630"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2019.8795267"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2022.117954"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.205002"},{"key":"ref10","article-title":"Direct Performance-Driven Placement of Mismatch-sensitive Analog Circuits","author":"Gielen","year":"1995","journal-title":"Proc. of the DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00015"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116330"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1145\/3566097.3567881","article-title":"Fully Automated Machine Learning Model Development for Analog Placement Quality Prediction","volume-title":"Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Chang"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2018.8434883"}],"event":{"name":"2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","start":{"date-parts":[[2024,10,6]]},"location":"Tanger, Morocco","end":{"date-parts":[[2024,10,9]]}},"container-title":["2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10767775\/10767782\/10869513.pdf?arnumber=10869513","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,4]],"date-time":"2025-02-04T18:29:20Z","timestamp":1738693760000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10869513\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc62099.2024.10869513","relation":{},"subject":[],"published":{"date-parts":[[2024,10,6]]}}}