{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T07:58:58Z","timestamp":1773388738895,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T00:00:00Z","timestamp":1760227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T00:00:00Z","timestamp":1760227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,12]]},"DOI":"10.1109\/vlsi-soc64688.2025.11421708","type":"proceedings-article","created":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T20:31:18Z","timestamp":1773347478000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Cross-Layer Approximate Hardware Design of Interpolation Filters for Fractional Motion Estimation in Versatile Video Coding"],"prefix":"10.1109","author":[{"given":"Rafael Da","family":"Silva","sequence":"first","affiliation":[{"name":"UFRGS,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[{"name":"UFRGS,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateus","family":"Grellert","sequence":"additional","affiliation":[{"name":"UFRGS,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Algorithm description for versatile video coding and test model 5 (VTM 5)","volume-title":"In: JVET-M1002, Joint Video Exploration Team (JVET). 14th Meeting: Geneva, CH: Joint Video Experts Team (JVET), Document JVET-N1002","author":"Chen"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI60457.2023.10261658"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9054028"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP40778.2020.9190983"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI61997.2024.00023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3589984"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v19i3.908"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/QOMEX.2010.5518277"}],"event":{"name":"2025 IFIP\/IEEE 33rd International Conference on Very Large Scale Integration (VLSI-SoC)","location":"Puerto Varas, Chile","start":{"date-parts":[[2025,10,12]]},"end":{"date-parts":[[2025,10,15]]}},"container-title":["2025 IFIP\/IEEE 33rd International Conference on Very Large Scale Integration (VLSI-SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11421694\/11421707\/11421708.pdf?arnumber=11421708","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T04:59:30Z","timestamp":1773377970000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11421708\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,12]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsi-soc64688.2025.11421708","relation":{},"subject":[],"published":{"date-parts":[[2025,10,12]]}}}